Posts for si-list, 10-2004

Browse: Last Month: 09-2004    Main Archive Page    Next Month: 11-2004

By Date / By Date Reverse / By Threads

  1. » [SI-LIST] Hspice : Newbie question, Siva kumar
  2. » [SI-LIST] Re: FSM Problem, Sitar Moniker
  3. » [SI-LIST] Re: Hspice : Newbie question, Gary Pratt
  4. » [SI-LIST] Acceptable questions, Loyer, Jeff
  5. » [SI-LIST] Re: Acceptable questions, steve weir
  6. » [SI-LIST] Granberg text, Jim Antonellis
  7. » [SI-LIST] Re: Granberg text, Dunbar, Tony
  8. » [SI-LIST] fire extinguisher is close, ludvik
  9. » [SI-LIST] "Newbe Question, Dr. Edward P. Sayre
  10. » [SI-LIST] Re: On a different note ...., Jon Powell
  11. » [SI-LIST] Potting/encapsulation/conformal coating and SI, Martin Euredjian
  12. » [SI-LIST] question about Hfss-v9, abbas pirhadi
  13. » [SI-LIST] Re: question about Hfss-v9, Muranyi, Arpad
  14. » [SI-LIST] Mil spec for impedance testing of a cable, Ed Sayre III
  15. » [SI-LIST] Mil cable specs, steve weir
  16. » [SI-LIST] Re: ESD Protection Of ATF-55143, Steve GullWing
  17. » [SI-LIST] SATA eye diagram - how much is too much, Grasso, Charles
  18. » [SI-LIST] Re: Mil spec for impedance testing of a cable, Ed Sayre III
  19. » [SI-LIST] Re: SATA eye diagram - how much is too much, Chris McGrath
  20. » [SI-LIST] Should I go on a shopping spree to Amazons?, ludvik
  21. » [SI-LIST] I need ibis models of following comp.( free or with mony), Muhammad azam
  22. » [SI-LIST] Re: Should I go on a shopping spree to Amazons?, Tegan Campbell
  23. » [SI-LIST] Chip level IBIS Modeling., palaniappan.sivakumar
  24. » [SI-LIST] CPW Board Launch, Moeller, Merrick
  25. » [SI-LIST] Re: CPW Board Launch, Zabinski, Patrick J.
  26. » [SI-LIST] SI Simulation post layout, Nitin Sood
  27. » [SI-LIST] Re: SI Simulation post layout, Hargin, Bill
  28. » [SI-LIST] SI temp/Contract job opportunity, Perry Qu
  29. » [SI-LIST] Re: Inexpensive Training Courses, Abdulrahman Rafiq
  30. » [SI-LIST] FW: Re: SI Simulation post layout, Craciun, Liviu-Dumitru
  31. » [SI-LIST] negative mos conductance, manish bhakuni
  32. » [SI-LIST] Re: I need ibis models of following comp.( free or with mony), Salkow, Steven
  33. » [SI-LIST] IEEE, Moeller, Merrick
  34. » [SI-LIST] Re: IEEE, Lfresearch
  35. » [SI-LIST] question Optical Tranceivers, jan . vercammen1
  36. » [SI-LIST] Re: question Optical Tranceivers, Andreas Kaeufl
  37. » [SI-LIST] SPICE Question about mutuel inductance, Zhangkun
  38. » [SI-LIST] Frequency Domain Analysis, Darshan Mehta
  39. » [SI-LIST] Re: Frequency Domain Analysis, Mohanty, Girish Chandra
  40. » [SI-LIST] RMCEMC September Meeting presentation download, Charles Grasso
  41. » [SI-LIST] 回信: SPICE Question about mutual inductance, Sogo Hsu
  42. » [SI-LIST] Re: SPICE Question about mutual inductance, Feng F. Zhang
  43. » [SI-LIST] Re: SPICE Question about mutuel inductance, Thomas Beneken
  44. » [SI-LIST] RMCEMC September Meeting - Speaker contact information., Grasso, Charles
  45. » [SI-LIST] SI engineering position in Sonoma County, California, Roger Sinsheimer
  46. » [SI-LIST] Re: SI engineering position in Sonoma County, California, ludvik
  47. » [SI-LIST] RMCEMC October meeting announcement, Charles Grasso
  48. » [SI-LIST] Re: negative mos conductance, Raymond . Leung
  49. » [SI-LIST] Time step resoution in Hspice, Sogo Hsu
  50. » [SI-LIST] PRBS Data Pattern., julian, simba
  51. » [SI-LIST] IEEE EMC Chicago Chapter Meeting Wednesday, Frank Krozel
  52. » [SI-LIST] Re: Time step resoution in Hspice, Gary Pratt
  53. » [SI-LIST] Re: PRBS Data Pattern., Hassan O. Ali
  54. » [SI-LIST] Re: Displacement vs conduction current Q & A from Dr Archambeault, Grasso, Charles
  55. » [SI-LIST] electrical characterization of substrates at 60 GHz, 최광성
  56. » [SI-LIST] Re: PRBS Data Pattern.], Dima Smolyansky
  57. » [SI-LIST] Re: Displacement vs conduction current Q & A from D r Archambeault, Geoff Stokes
  58. » [SI-LIST] SLT ??, New Bee
  59. » [SI-LIST] Intel looking for SI engineer, Garrison, Gene
  60. » [SI-LIST] Difference between Protel, Mentor Graphics and Cadence, Gary Tay
  61. » [SI-LIST] How to login Free Lists?, johnny_liou
  62. » [SI-LIST] Re: Displacement vs conduction current Q & A from D r Archambeault, Geoff Stokes
  63. » [SI-LIST] Re: Difference between Protel, Mentor Graphics and Cadence, Chris McGrath
  64. » [SI-LIST] AW: Difference between Protel, Mentor Graphics and Cadence, Sol Tatlow
  65. » [SI-LIST] Re: AW: Difference between Protel, Mentor Graphics and Cadence, Salkow, Steven
  66. » [SI-LIST] Mentor vs Cadence, David Kaiser
  67. » [SI-LIST] 回信: Find an effective DC voltage drop analysis tool, Jie J. Zhou
  68. » [SI-LIST] Hugues Favey is out of the office., Hugues_Favey
  69. » [SI-LIST] Any basic idea about on-chip clock skew detection?, Yiran Chen
  70. » [SI-LIST] Re: Any basic idea about on-chip clock skew detection?, Salkow, Steven
  71. » [SI-LIST] What's different between Pre-emphasis and De-emphasis?, jianhaw.tw
  72. » [SI-LIST] Re: What's different between Pre-emphasis and De-emphas is?, Geoff Stokes
  73. » [SI-LIST] 48V power distribution, tompegbel
  74. » [SI-LIST] VNA Probing Solution, pritchard, jason
  75. » [SI-LIST] coupling effect between split power planes on the same layer, acquking
  76. » [SI-LIST] Re: 48V power distribution, Murphy Jack-MGI2488
  77. » [SI-LIST] Re: VNA Probing Solution, Loyer, Jeff
  78. » [SI-LIST] FPGA List, Kedar P. Apte
  79. » [SI-LIST] Re: Signal Routing in outer layer, Sol Tatlow
  80. » [SI-LIST] please ignore only test mail, Kedar P. Apte
  81. » [SI-LIST] please ignore test mail, Kedar P. Apte
  82. » [SI-LIST] Re: FPGA List, Bashir, Shiraz (GE Healthcare)
  83. » [SI-LIST] IEEE Phoenix - One Day Workshop on Devices & Packaging for Wireless Communications, Sam Karikalan
  84. » [SI-LIST] Cosmos-SE question, Vadim Heyfitch
  85. » [SI-LIST] Referencing multiple voltages in a stackup, Chris McGrath
  86. » [SI-LIST] Re: 200ohm to 50ohm Baluns (200ohm diff impedance?), Richard Feldman
  87. » [SI-LIST] Looking for qualified people, Elias Lozano
  88. » [SI-LIST] Re: Referencing multiple voltages in a stackup, Peterson, James F (FL51)
  89. » [SI-LIST] routing decoupling caps., Moshe Frid
  90. » [SI-LIST] Re: routing decoupling caps., zhangkun 29902
  91. » [SI-LIST] Thomas M Tokar/Cleveland/RA/Rockwell is out of the office., Thomas M Tokar
  92. » [SI-LIST] high-order coupling between inductors in hspice, Zhangkun
  93. » [SI-LIST] who, pengzh
  94. » [SI-LIST] Passivity: Bug fixes for QPpassive.m, Gustavsen Bjørn
  95. » [SI-LIST] Need some help...Conducted RF immunity test..., Tom Robinson
  96. » [SI-LIST] Re: Need some help...Conducted RF immunity test..., Lfresearch
  97. » [SI-LIST] Re: high-order coupling between inductors in hspice, zhangkun 29902
  98. » [SI-LIST] Re: DDR question, Chris McGrath
  99. » [SI-LIST] even and odd mode crosstalk consideration, Amitava Bhaduri
  100. » [SI-LIST] question about caculation the emitter follower output quiescent power, 朝辉 彭
  101. » [SI-LIST] Split Ground Planes, Nikhil Patel
  102. » [SI-LIST] Re: Split Ground Planes, Nagel, Michael
  103. » [SI-LIST] [SI-LIST]About Impedance, He Hao
  104. » [SI-LIST] Re: [SI-LIST]About Impedance, Jim Antonellis
  105. » [SI-LIST] clock 48MHz simulation(one driver & two loads), acquking
  106. » [SI-LIST] Re: even and odd mode crosstalk consideration, yous
  107. » [SI-LIST] (no subject), ravi
  108. » [SI-LIST] CISPR-25 Document info, kirana na
  109. » [SI-LIST] SDRAM Data bus ring, peter zhu
  110. » [SI-LIST] SDRAM data bus SI problem, peter zhu
  111. » [SI-LIST] AC Coupling for SERDES Links across Backplane, Harjeet Randhawa
  112. » [SI-LIST] Re: AC Coupling for SERDES Links across Backplane, Rotem Gazit
  113. » [SI-LIST] Re: SDRAM data bus SI problem, 周杰
  114. » [SI-LIST] Public PCI Express signal integrity seminar November 3rd, Craig Emmerich
  115. » [SI-LIST] SGMII, Koller Katja
  116. » [SI-LIST] Question on ICM_MLM IBIS modeling, Xin Wu
  117. » [SI-LIST] Re: SGMII, Judy Priest
  118. » [SI-LIST] Adding uncertainty to signal sources, Tom Strout
  119. » [SI-LIST] Fwd: Re: Question on ICM_MLM IBIS modeling, Xin Wu
  120. » [SI-LIST] Re: Adding uncertainty to signal sources, Beal, Weston
  121. » [SI-LIST] Admin test message. Ignore...., Raymond Anderson
  122. » [SI-LIST] Job opening., San Wong
  123. » [SI-LIST] Resend: Adding uncertainty to signal sources, Jim Antonellis
  124. » [SI-LIST] tools for really high speed, lgreen
  125. » [SI-LIST] Delay line, Hassan O. Ali