Posts for si-list, 12-2003

  1. Home
  2. si-list
  3. Archive
  4. 12-2003

Browse: Last Month: 11-2003    Main Archive Page    Next Month: 01-2004

By Date / By Date Reverse / By Threads

  1. » [SI-LIST] How frequency effects L, C & Z, Rich Peyton
  2. » [SI-LIST] XTK simulation, BRanjul
  3. » [SI-LIST] Re: How frequency effects L, C & Z, Geoff Stokes
  4. » [SI-LIST] Re: Dielectric constant for FR4 at above 1Ghz frequency, Loyer, Jeff
  5. » [SI-LIST] Re: Dielectric Constant - thin materials - DC to 10GHz, Haddadin, Farah
  6. » [SI-LIST] DDR propagation delay and packaging, Perry Qu
  7. » [SI-LIST] Re: Hspice Fieldsolver Question, Liu, Bowen
  8. » [SI-LIST] Stripline vs. Parallel Plate Impedances, Loyer, Jeff
  9. » [SI-LIST] Re: DDR propagation delay and packaging, Bradley S Henson
  10. » [SI-LIST] About the position of capacitors, "Fu, Greg (傅?操 IES)"
  11. » [SI-LIST] Re: Transmission Lines Information, Venkata Ramana
  12. » [SI-LIST] E U R O P E A N I B I S S U M M I T M E E T I N G 2004 - First Announcement & Call for Participation+Presentations, Ralf Bruening
  13. » [SI-LIST] E U R O P E A N I B I S S U M M I T M E E T I N G 2004 - First Announcement & Call for Participation+Presentations (resend due to a typo in location), Ralf Bruening
  14. » [SI-LIST] 2N 3019 PSPICE model, munish
  15. » [SI-LIST] Recall: About the position of capacitors, "Fu, Greg (傅?操 IES)"
  16. » [SI-LIST] 1N 4148 diode, munish
  17. » [SI-LIST] Fw: 1N 4148 diode, munish
  18. » [SI-LIST] Dual stripline orthogonal design rule, Jim Steigel
  19. » [SI-LIST] Re: Dielectric constant for FR4 at above 1Ghz frequency, Chris McGrath
  20. » [SI-LIST] Wave pipelining, manthos labropoulos
  21. » [SI-LIST] flight time and propagation delay in Hspice, =?big5?b?U3RhbmxleS5DaGl1KKr0q6uyTSk=?=
  22. » [SI-LIST] ENERGY METERS, munish
  23. » [SI-LIST] [LISTS] ENERGY METERS, munish
  24. » [SI-LIST] Designing a breakout board for high speed boards, si_fan_1
  25. » [SI-LIST] state machine, Alicia Corrales Chanca
  26. » [SI-LIST] Re: state machine, Ruth Sims
  27. » [SI-LIST] Crystal Oscillator i/p & o/p nodes, Parthasarathy Sampath
  28. » [SI-LIST] First Call for Papers for the IBIS Summit at DesignCon, Lynne Green
  29. » [SI-LIST] SPICE or IBIS, package_char
  30. » [SI-LIST] Re: Bit OT: Coax Recommendations, Michael Poimboeuf
  31. » [SI-LIST] Re: SPICE or IBIS, Mirmak, Michael
  32. » [SI-LIST] Re: flight time and propagation delay in Hspice, Muranyi, Arpad
  33. » [SI-LIST] Urgent: LPC to RS232 Convertor, Hora Abu
  34. » [SI-LIST] Signals crossing power plane split, Fabrizio Zanella
  35. » [SI-LIST] Re: Urgent: LPC to RS232 Convertor, Harjeet Randhawa
  36. » [SI-LIST] IPC standards, munish
  37. » [SI-LIST] nonlinear in power ground noise of clock driver, Zhangkun
  38. » [SI-LIST] Re: nonlinear in power ground noise of clock driver, Curt McNamara
  39. » [SI-LIST] Re: Signals crossing power plane split, Loyer, Jeff
  40. » [SI-LIST] one questin about Vih,Vil,choose 0.5Vcc or 0.6Vcc or 2.0? little confused!, =?big5?b?SG91S2V2aW4oq0ql/qaoKQ==?=
  41. » [SI-LIST] s2ibis3, Ambrish Varma
  42. » [SI-LIST] spice modeling of ferrite components, Raymond Anderson
  43. » [SI-LIST] Modeling and measurement of power distribution system, Tegan Campbell
  44. » [SI-LIST] Re: Modeling and measurement of power distribution system, Grasso, Charles
  45. » [SI-LIST] Re: urgent: LPC to RS232 converter, Hora Abu
  46. » [SI-LIST] Urgent: IBIS Summit at DesignCon, Lynne Green
  47. » [SI-LIST] return path, upender a
  48. » [SI-LIST] Spice modeling of ferrite beads/inductors, Raymond Anderson
  49. » [SI-LIST] HFSS Feeding the patch, Arindam Neil Mallik
  50. » [SI-LIST] HFSS Feeding, neilmallik
  51. » [SI-LIST] EFTB filetr, Venkateswara Rao
  52. » [SI-LIST] Hello, mahamud khandokar
  53. » [SI-LIST] Looking for a job, mahamud khandokar
  54. » [SI-LIST] mahamud khandokar's resume, mahamud khandokar
  55. » [SI-LIST] HFSS Simulations, neilmallik
  56. » [SI-LIST] s parameters and transient simulation, Geoff Stokes
  57. » [SI-LIST] I have a question related package parasitic extraction., KD KIM
  58. » [SI-LIST] Re: s parameters and transient simulation, Smith, David TQO
  59. » [SI-LIST] Re: I have a question related package parasiticextraction., Patrick Zilaro
  60. » [SI-LIST] Re: si design, mahamud khandokar
  61. » [SI-LIST] Return Current, Zhangkun
  62. » [SI-LIST] VTT for ECL, David Cohen
  63. » [SI-LIST] Re: I have a question related package parasitic extraction, Jayaprakash
  64. » [SI-LIST] HSpice / IBIS, kegan
  65. » [SI-LIST] Meeting Tonight! SCVEMC, Santa Clara, CA, hansm
  66. » [SI-LIST] Can anybody help me out?! about the quality factor of inductor, eegjf
  67. » [SI-LIST] nonlinear in power ground noise of clock driver(which kind of mistakeI have maken), Zhangkun
  68. » [SI-LIST] PWM noise current troubleshooting, Doug Smith
  69. » [SI-LIST] Checking mail (Null), Zhangkun
  70. » [SI-LIST] Power integrity / Transient current in Target impedance, Saeed Bakhshi
  71. » [SI-LIST] Hspice questions, =?big5?b?U3RhbmxleS5DaGl1KKr0q6uyTSk=?=
  72. » [SI-LIST] Re: Hspice questions, Clewell, Craig
  73. » [SI-LIST] Ansoft Q2D and Swept Impedance Parameters, Doug White
  74. » [SI-LIST] Re: Power integrity / Transient current in Target impedance, Grasso, Charles
  75. » [SI-LIST] Re: Ansoft Q2D and Swept Impedance Parameters, Bill Beale
  76. » [SI-LIST] Coaxial TEM Cutoff Frequency, Moeller, Merrick
  77. » [SI-LIST] Job Opening at Ansoft, Sherry Hess
  78. » [SI-LIST] Re: Coaxial TEM Cutoff Frequency, jeff_latourrette
  79. » [SI-LIST] How to reduce the impedance?, "Fu, Greg (傅?操 IES)"
  80. » [SI-LIST] Enquiry on using Polyline to draw the CPW Copper Trace using HFSS, Toh T S
  81. » [SI-LIST] waveform analysis, munish
  82. » [SI-LIST] extracting capacitance from mems, kaustubh bhate
  83. » [SI-LIST] impedance for 10-mile pipe at 120Hz, skin effect, aballe73
  84. » [SI-LIST] Re: How to reduce the impedance?, Beal, Weston
  85. » [SI-LIST] Second Call for Papers for IBIS Summit at DesignCon, Lynne Green
  86. » [SI-LIST] IBIS models - What is the difference between Tri-Out & Tri-In, Rakesh Metha
  87. » [SI-LIST] Fw: 5V To 3V, Steve GullWing UK
  88. » [SI-LIST] The latest research progress about signal integrity, paulwgq2003
  89. » [SI-LIST] E U R O P E A N I B I S S U M M I T M E E T I N G 2004 - Second Announcement & Call for Participation+Presentations, Ralf Bruening
  90. » [SI-LIST] cpw impedance, kaustubh bhate
  91. » [SI-LIST] Re: Fw: 5V To 3V, Tayyab Jamil
  92. » [SI-LIST] Re: IBIS models - What is the difference between Tri-Out & Tri-In, Peterson, James F (FL51)
  93. » [SI-LIST] [OT] Offshore engineering (beating a dead horse), McCoy, Bart O.
  94. » [SI-LIST] IBIS 4.0 parser (ibischk4) on-line!, Mirmak, Michael
  95. » [SI-LIST] How they measure true RMS, Doug Brooks
  96. » [SI-LIST] Common mode chokes - SPICE-Models, Dirk Eyfrig
  97. » [SI-LIST] RBSOA of Transistor, munish
  98. » [SI-LIST] Re: Common mode chokes - SPICE-Models, Markku.Rouvala
  99. » [SI-LIST] Surface Mount resistor for high frequency, Andy Kuo
  100. » [SI-LIST] Re: Surface Mount resistor for high frequency, msharpes
  101. » [SI-LIST] Different types of Critical Net Shilding, naresh vijay
  102. » [SI-LIST] RMCEMC Presentation slides available, Charles Grasso
  103. » [SI-LIST] RMCEMC December slides available for download, Charles Grasso
  104. » [SI-LIST] RBSOA, munish
  105. » [SI-LIST] Re: Different types of Critical Net Shilding, Goswami, Sumit
  106. » [SI-LIST] TI-Spice, Liqun Wang
  107. » [SI-LIST] Info on Spice package, Kevin Buchanan
  108. » [SI-LIST] Email change, IBIS Summit at DesignCon, Lynne Green
  109. » [SI-LIST] Re: Common mode chokes, \xD6ܽ\xDC
  110. » [SI-LIST] High frequency transmission, Kirti Barpande
  111. » [SI-LIST] Differences between HFSS Simulation Result and Agilent's ADS Momentum, Toh T S
  112. » [SI-LIST] Tell me about USB ?, Steve Rogers
  113. » [SI-LIST] Re: TI-Spice, yossia
  114. » [SI-LIST] Re: Tell me about USB ?, Steve GullWing UK
  115. » [SI-LIST] speaking of usb, Eric Steimle
  116. » [SI-LIST], Nanda
  117. » [SI-LIST] Re: Differences between HFSS Simulation Result and Agilent's ADS Momentum, Grasso, Charles
  118. » [SI-LIST] Re: Looking for UL Specs, Steve Rhoton
  119. » [SI-LIST] unsubscribe, Mark Potter
  120. » [SI-LIST] lossy dielectrics and causality, Alan Hussey
  121. » [SI-LIST] PREVENTING EMISSIONS IN USB SYSTEM, Steve Rogers
  122. » [SI-LIST] Stitching CAPs between DDR VDD and VTT Power Rails, Harjeet Randhawa
  123. » [SI-LIST] 'unsubscribe', Moustapha Abdi Hassan
  124. » [SI-LIST] Re: Differences between HFSS Simulation Result and Agilent's ADS Momentum, D G
  125. » [SI-LIST] test for coax cable, Kobi Kivity
  126. » [SI-LIST] Re: [Fwd: Optimization in Hspice], venkat ramana
  127. » [SI-LIST] Re: unsubscribe, \xD5\xC5\xC6\xE6
  128. » [SI-LIST] hspice field solver question, =?big5?b?U3RhbmxleS5DaGl1KKr0q6uyTSk=?=
  129. » [SI-LIST] hi,I am a new entry,azam(suggestions Please), Muhammad azam
  130. » [SI-LIST] Re: hspice field solver question, Beal, Weston
  131. » [SI-LIST] PWL(1) within HSPICE, sivi.cla@xxxxxxxxx
  132. » [SI-LIST] Problem in FE connection, peter zhu
  133. » [SI-LIST] REPOST: Optimization in Hspice, Ingraham, Andrew
  134. » [SI-LIST] Merry Christmas to one and all!!, Grasso, Charles
  135. » [SI-LIST] problems about 1-to-2 FE connection, peter zhu
  136. » [SI-LIST] 0.8mm BGA routing, Tayyab Jamil
  137. » [SI-LIST] Re: 0.8mm BGA routing, Dimiter Popoff
  138. » [SI-LIST] RESEND: Stitching CAPs between DDR VDD and VTT Power Rails, Ingraham, Andrew
  139. » [SI-LIST] Sam Turner/AALC/AlcatelAustralia is out of the office., Sam . Turner
  140. » [SI-LIST] Re: RESEND: Stitching CAPs between DDR VDD and VTT Power Rails, Harjeet Randhawa
  141. » [SI-LIST] Approx. value of board and socket capacitance, Anshu VIJ
  142. » [SI-LIST] Re: Approx. value of board and socket capacitance, Harjeet Randhawa
  143. » [SI-LIST] SCR reliability criteria, munish
  144. » [SI-LIST] IBIS Model Parasitic, ARiazi
  145. » [SI-LIST] differential line, Zhangkun
  146. » [SI-LIST] request form, Sanjay Kumar
  147. » [SI-LIST] Re: differential line, Grasso, Charles
  148. » [SI-LIST] Bypass Capacitor Selection, SI List
  149. » [SI-LIST] Re: Bypass Capacitor Selection, Lee Ritchey
  150. » [SI-LIST] 48V filtering, David Shapiro
  151. » [SI-LIST] Chassis and Digital grounds connection, si_fan_1
  152. » [SI-LIST] Re: 48V filtering, Abhishek, Dev
  153. » [SI-LIST] HAPPY NEW YEAR, Venkateswara Rao
  154. » [SI-LIST] Re: Chassis and Digital grounds connection, BRanjul