Posts for si-list, 03-2006

  1. Home
  2. si-list
  3. Archive
  4. 03-2006

Browse: Last Month: 02-2006    Main Archive Page    Next Month: 04-2006

By Date / By Date Reverse / By Threads

  1. » [SI-LIST] Ground Pours, Lee Ritchey
  2. » [SI-LIST] Re: Ground Pours, Lee Ritchey
  3. » [SI-LIST] Re: How to convert Hspice model, Douglas Burns
  4. » [SI-LIST] Re: HSPICE S-parameter File Syntax, chen_jinhua
  5. » [SI-LIST] Seeking socket supplier ideas, Buchs, Kevin J.
  6. » [SI-LIST] Re: Macromodeling software available from Politecnico di Torino, Ing. Giancarlo Guida
  7. » [SI-LIST] characteristic impedance for embedded differential microstrip line, Haikun Zhu
  8. » [SI-LIST] Subscribe, Pushpa Jain J - CTD, Chennai
  9. » [SI-LIST] simple benchtop tests to avoid EMI problems, Doug Smith
  10. » [SI-LIST] Re: characteristic impedance for embedded differential microstrip line, Fabrizio . Zanella
  11. » [SI-LIST] Effects of overshoot/undershoot on long-term reliability, Mikhail Matusov
  12. » [SI-LIST] Re: Effects of overshoot/undershoot on long-term reliability, Dimiter Popoff
  13. » [SI-LIST] European IBIS Summit at DATe 2006 - Agenda + Final Call for Partipation, Ralf Bruening
  14. » [SI-LIST] Tribute to Andy Hish, Doug Smith
  15. » [SI-LIST] Re: What is correctly placement of Transformer? Locate Near IC or RJ45 CONN? Why?, ªü¥È
  16. » [SI-LIST] AC coupling at both ends of the line, dotter
  17. » [SI-LIST] hspice simulation with w-element + s model, Haikun Zhu
  18. » [SI-LIST] Re: hspice simulation with w-element + s model, Tracy Barclay
  19. » [SI-LIST] DiBcom circuit layout issues, Darryl Groom
  20. » [SI-LIST] Fwd:Re: Fwd:Re: Macromodeling software available from Politecnico di Torino, sivi.cla@xxxxxxxxx
  21. » [SI-LIST] VOH datasheet question, Ray Anderson
  22. » [SI-LIST] Interview with Mat Aschenberg on common mode currents, Doug Smith
  23. » [SI-LIST] Problem with Cypress CY7C65640 USB Hub IBIS model, Joel Brown
  24. » [SI-LIST] Stolen Equipment, Ed Sayre III
  25. » [SI-LIST] Re: Problem with Cypress CY7C65640 USB Hub IBIS model, Beal, Weston
  26. » [SI-LIST] Meeting Notice: IEEE-EMCS Santa Clara Valley Chapter--Tuesday March 14, 2006, Oscar Fallah
  27. » [SI-LIST] Re: VOH datasheet question, Edi Fraiman
  28. » [SI-LIST] Re: EMC Analysis, Hassan O. Ali
  29. » [SI-LIST] effect of termination on slew rate, Nidhir Kumar
  30. » [SI-LIST] Characterization Job Opening at Altera, Daniel Chow
  31. » [SI-LIST] compliance testing of Fast Ethernet, Ingo Kupper
  32. » [SI-LIST] Re: Ground bounce (was VOH datasheet question), Edi Fraiman
  33. » [SI-LIST] SI Engineering opportunities at Dell, Nagaraj_Godishala
  34. » [SI-LIST] Re: Seeking socket supplier ideas, Buchs, Kevin J.
  35. » [SI-LIST] FW: Re: Ground bounce (was VOH datasheet question), Howard Johnson
  36. » [SI-LIST] Probe impedance effect at high frequency, TerenceHsieh
  37. » [SI-LIST] capacitor equation for switchers., Leonard Dieguez
  38. » [SI-LIST] Walls of Air? or Pillars of Metal?, Jack C. Olson
  39. » [SI-LIST] Re: Walls of Air? or Pillars of Metal?, Clewell, Craig
  40. » [SI-LIST] Re: Probe impedance effect at high frequency, Steven Kan
  41. » [SI-LIST] Resistance Matrix & cross talk, Joe Paul M
  42. » [SI-LIST] SPICE/IBIS Models of DDR2 memory parts, Michael PARKER
  43. » [SI-LIST] Re: SPICE/IBIS Models of DDR2 memory parts, L, Lakshman
  44. » [SI-LIST] General Electric Healthcare Clinical Systems, Milwaukee, Wisconsin- Two Technicain Positions open, Bashir, Shiraz (GE Healthcare)
  45. » [SI-LIST] I need to compensate for component with too high an input capacitance., tom_cip_11551
  46. » [SI-LIST] Re: I need to compensate for component with too high an input capacitance., Van den brande Koen
  47. » [SI-LIST] Measuring Power supply noise, BalaKrishnan, Kesavaperumal (IE10)
  48. » [SI-LIST] Re: Measuring Power supply noise, Oscar Lang
  49. » [SI-LIST] SSO of a Spartan3 in a PQ208 package, henrik
  50. » [SI-LIST] Signal Integrity Lead Position Available in San Jose, CA (perm/fulltime), James Van
  51. » [SI-LIST] Signal Integrity Engineer Position Available at San Jose Company (perm/fulltime), James Van
  52. » [SI-LIST] Board Design Lead Position Available at San Jose Company (perm/fulltime), James Van
  53. » [SI-LIST] Equivalent circuit simulation model for twin-ax cable, wbchen . karen
  54. » [SI-LIST] DDR2-optimal timing, Rajasekar
  55. » [SI-LIST] RF Component Distributor, Kirk Schoen
  56. » [SI-LIST] Re: RF Component Distributor, Mark Randol
  57. » [SI-LIST] Re: DDR2-optimal timing, Cortex.Chen
  58. » [SI-LIST] Faraydon Pakbaz/Burlington/IBM is out of the office., Faraydon Pakbaz
  59. » [SI-LIST] Q on TDR coupon measurements, Grasso, Charles
  60. » [SI-LIST] Re: Q on TDR coupon measurements, Ray Anderson
  61. » [SI-LIST] Senior System Engineer needed at Mobilygen, Santa Clara Ca.;, Mark Apton
  62. » [SI-LIST] termination with ac coupling, Stephen Greenhalgh
  63. » [SI-LIST] Timing Analysis tool - Tau from Mentor, an . le
  64. » [SI-LIST] Re: Timing Analysis tool - Tau from Mentor, Fabrizio . Zanella
  65. » [SI-LIST] Translate schematic to Hyperlynx Linsim, sengottuvel m.p.
  66. » [SI-LIST] Re: Translate schematic to Hyperlynx Linsim, Hargin, Bill
  67. » [SI-LIST] Power Integrity measurement equipment, Heinrich . Smith
  68. » [SI-LIST] Re: Q on TDR coupon measurements - Thank you all, Grasso, Charles
  69. » [SI-LIST] Strange equipment/circuit symptoms, Doug Smith
  70. » [SI-LIST] solution to podcast download problem, Doug Smith
  71. » [SI-LIST] Signal Integrity Opening with Force10 Networks, Peter Tomaszewski
  72. » [SI-LIST] solution for downloads confirmed, Doug Smith
  73. » [SI-LIST] PI filter, Jerry Zhou
  74. » [SI-LIST] Re: procedure for EMI/EMC testing, Sankar . Karuppannan
  75. » [SI-LIST] Re: PI filter, Grasso, Charles
  76. » [SI-LIST] Last-minute reminder: Howard Johnson/Xilinx/Ansoft web seminar on Power System Performance, Mark Alexander
  77. » [SI-LIST] Question regarding connect modeling, wbchen . karen
  78. » [SI-LIST] About ANSYS software, ma mu
  79. » [SI-LIST] How to simulate length mismatch of PCB traces, YongJin CHOI
  80. » [SI-LIST] DesignCon quote, Todd Westerhoff (twesterh)
  81. » [SI-LIST] Re: DesignCon quote, Zabinski, Patrick J.
  82. » [SI-LIST] Theory v. practice, following Re: DesignCon quote, Richard Feldman
  83. » [SI-LIST] Re: Theory v. practice, following Re: DesignCon quote, Grossman, Brett
  84. » [SI-LIST] Meeting Notice: IEEE-EMCS Santa Clara Valley Chapter-- Monday April 3, 2006, Oscar Fallah