I agree with all the previous comments about fixing this and/or finding the exact overshoot spec. for the part in question.=20 But --- how careful were you with probing techniques when taking these measurements? FET probes (or even better differential probes) are the best since the ground is immediately adjacent to the signal. If you have to use a standard probe then fashioning a custom short ground lead is recommended. Doug Smith's _High Frequency Measurements_ is the best reference here, Johnson/Graham _High Speed Digital Design_ also has good advice. You can get a FET probe for ~$600 last time I checked. The probe needs to be calibrated to the scope as well! Curt Curt McNamara. P.E.=20 Senior Electrical Engineer=20 Logic Product Development=20 411 Washington Ave. N Suite 101=20 Minneapolis, MN 55401=20 Tel 612-436-5178=20 Fax 612-672-0443=20 curtm@xxxxxxxxxxx=20 www.logicpd.com=20 This message (including any attachments) contains confidential information intended for a specific individual and purpose, and is protected by law. If you are not the intended recipient, you should delete this message and are hereby notified that any disclosure, copying, or distribution of this message, or the taking of any action based on it, is strictly prohibited. -----Original Message----- From: si-list-bounce@xxxxxxxxxxxxx [mailto:si-list-bounce@xxxxxxxxxxxxx] On Behalf Of Mikhail Matusov Sent: Friday, March 03, 2006 9:34 AM To: si-list@xxxxxxxxxxxxx Subject: [SI-LIST] Effects of overshoot/undershoot on long-term reliability Dear experts, I designed a card based on the ADI TS201 TigerSHARC EZ-KIT evaluation board schematics. The TS201 has 2.5V 3.3V-tolerant I/Os . On this board it is directly connected to a 3.3V Micron SDRAM. Unfortunately, we had not simulated this interface before going into the layout. When we did we found that there is a huge overshoot on SDRAM read reaching almost 5V at the DSP pins. Our SI subcontractor recommends adding series terminations at the SDRAM pins. At this point it would mean major PCB redesign. I pulled an EZ-KIT card and captured the read cycle to verify the simulation results and found that the board behaves exactly as in simulation, i.e. the DSP chip is constantly subjected to this huge overshoot. However, the board works fine. So, I was wondering how I could estimate the risk of leaving the design as is? Thanks, =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D Mikhail Matusov Hardware Design Engineer Square Peg Communications Tel.: +1 (613) 271-0044 ext.231 Fax: +1 (613) 271-3007 http://www.squarepeg.ca ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List FAQ wiki page is located at: http://si-list.org/wiki/wiki.pl?Si-List_FAQ List technical documents are available at: http://www.si-list.org List archives are viewable at: =20 //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu =20 ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List FAQ wiki page is located at: http://si-list.org/wiki/wiki.pl?Si-List_FAQ List technical documents are available at: http://www.si-list.org List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu