[SI-LIST] Signal Integrity Lead Position Available in San Jose, CA (perm/fulltime)

I have a client that is a small startup company that is looking to fill
a signal integrity lead as soon as possible! A short copy of the job
description is listed below. 
Please contact James Van at Trinite Inc if interested.
 
 
Signal Integrity Lead
o       10+ years experience in signal integrity and 3D modeling
o       Deep knowledge of high speed interconnects and I/O circuit
design, power delivery, package design, high speed board design, and EMI
analysis
o       Develop voltage and timing budgets for high speed interconnects
o       Work closely with circuit designers and ASIC engineers on
silicon timing, clock jitter, and signal skews
o       Model power supply distribution and recommend decoupling methods
o       Familiarity with HSpice, ADS, VNA, and TDR
o       Extensive experience with SI tools such as Sigrity and AnSoft
o       MSEE or Ph.D desired
 
 
~~~~~~~~~~~~~~~~~~~~~~~~
James Van-Recruiter
Trinite Inc.
Office: (650) 210-2010//(888) 872-3526
Mobile: (650) 823-2125
f (650) 210-8989
jvan@xxxxxxxxxxxxxx
 <http://www.triniteinc.com>  
 
 

------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List FAQ wiki page is located at:
                http://si-list.org/wiki/wiki.pl?Si-List_FAQ

List technical documents are available at:
                http://www.si-list.org

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu

Other related posts: