Posts for si-list, 04-2013

  1. Home
  2. si-list
  3. Archive
  4. 04-2013

Browse: Last Month: 03-2013    Main Archive Page    Next Month: 05-2013

By Date / By Date Reverse / By Threads

  1. » [SI-LIST] Live webcast from Agilent - What On Earth Is Jitter Amplification, and Why Should I Care? - Tuesday April 9, 2013, colin_warwick
  2. » [SI-LIST] Re: Fwd: Re: Decoupling Analysis for analog rails, Istvan Novak
  3. » [SI-LIST] IBISCHK5, Version 5.1.3 Executables Now Available!, Mirmak, Michael
  4. » [SI-LIST] regarding differential routing, Shashi Kumar V
  5. » [SI-LIST] PAD Shadow requirements Differential vias & Components, Mohanty, Sarada
  6. » [SI-LIST] DCD Reduction due to Series Caps on Serial IO, vinod ah
  7. » [SI-LIST] Resonance due to stitching via ground stubs, Jason.Ellison
  8. » [SI-LIST] RF Board pictures, Praveen Kumar
  9. » [SI-LIST] Ethernet emissions., Bryan Ackerly
  10. » [SI-LIST] noise seen from oscilloscope, XiaoLiang Tan
  11. » [SI-LIST] About input impedance of the receiver, XingMing Li
  12. » [SI-LIST] About input impedance of a operating receiver, XingMing Li
  13. » [SI-LIST] Signal Integrity sales position, bchia
  14. » [SI-LIST] For those who is Chinese reader, Shao, Peng
  15. » [SI-LIST] Add weblink RE: For those who is Chinese reader, Shao, Peng
  16. » [SI-LIST] Singal Integrity Engineer, Bruce Harvie
  17. » [SI-LIST] Ground stitching vias for EMI control, Balaji G
  18. » [SI-LIST] Re: Ground stitching vias for EMI control, leeritchey@xxxxxxxxxxxxx
  19. » [SI-LIST] Employment Opportunity with Oracle (Burlington, MA), Jason Miller
  20. » [SI-LIST] European IBIS Summit at SPI 2013 - Second Call, Bob Ross
  21. » [SI-LIST] about reference plane of high speed serdes above 10GBps, Zheng Edison
  22. » [SI-LIST] 40th anniversary of SPICE is today..., colin_warwick
  23. » [SI-LIST] updated tools posted on the http://www.electrical-integrity.com/ site, Istvan Novak
  24. » [SI-LIST] Staff EMC Design Engineer Position -- Juniper Networks -- Sunnyvale, CA, Oscar Fallah
  25. » [SI-LIST] Free 2D Field Solver and S-Param Viewer, C.C. Hwang
  26. » [SI-LIST] Why return current is directly under the signal trace?, Balamanikandan K
  27. » [SI-LIST] Re: Why return current is directly under the signal trace?, Dudi Tash
  28. » [SI-LIST] ESD types and effect on electronic equipment, Doug Smith
  29. » [SI-LIST] Power Staff Design Engineer - Juniper Networks - Sunnyvale, CA], juniper
  30. » [SI-LIST] REG:Splitting LVDS signals into T topology, Balajy Kumar -ERS, HCL Tech
  31. » [SI-LIST] SSN Worst case Analysis, icer world
  32. » [SI-LIST] WiFi / GPS Antenna Placement, Ajaypal Singh Sandhu
  33. » [SI-LIST] 3D EM simulation, Balamanikandan K
  34. » [SI-LIST] Reg: Ibis5 to dml conversion, si
  35. » [SI-LIST] R: WiFi / GPS Antenna Placement, gianguida@xxxxxxxx
  36. » [SI-LIST] Ethernet Chassis ground for a battery powered board, Tesla
  37. » [SI-LIST] Channel simulation in spectre., Rajan Hansa
  38. » [SI-LIST] Re: REG:Splitting LVDS signals into T topology, kesir
  39. » [SI-LIST] European IBIS Summit at SPI 2013 - Third Call, Bob Ross
  40. » [SI-LIST] How to get worst case in SSN analysis, icer world
  41. » [SI-LIST] Sr. SI Engineer (10G+, Backplane Architect) needed at Huawei in Santa Clara, CA;, Mark Apton
  42. » [SI-LIST] Employment Opportunity: SI Application Engineer, Kayla Druga
  43. » [SI-LIST] quations in CST mws, Lamiae Haddacha
  44. » [SI-LIST] Stockholm SI Week June 10-14th with Lee Ritchey, Rolf V. Ostergaard
  45. » [SI-LIST] Self and Mutual Inductance from S-Parameter, Vivek
  46. » [SI-LIST] perturbation of conductor, bala
  47. » [SI-LIST] Re: SI engineer's at EMC Corporation Hopkinton, MA, USA, Felton, Mickey
  48. » [SI-LIST] Reply: sunil_bharadwaz, sunil bharadwaz