[SI-LIST] Re: PDS analysis?

  • From: "Bowden, Ivor" <ibowden@xxxxxxxxxxxxxxxxx>
  • To: "Sinha, Snehamay" <snehamay@xxxxxx>, <si-list@xxxxxxxxxxxxx>
  • Date: Fri, 28 Mar 2008 18:11:54 -0700

Snehamay,
 

Thank you for your reply! I'll agree, it is best to analyze the PDS.

 

-Ivor

 

-----Original Message-----
From: Sinha, Snehamay [mailto:snehamay@xxxxxx] 
Sent: Friday, March 28, 2008 1:37 PM
To: Bowden, Ivor; si-list@xxxxxxxxxxxxx
Subject: RE: [SI-LIST] PDS analysis?

 

Ivor,

 The behavior of the PDS depends on both the pcb and the device

properties. With the same pcb (board stackup, bypass capacitors) if the

devices on the board have high di/dt,then you will see higher voltage

drop than what  you will observe if the di/dt for the devices  is low.

My opinion is that you will need to analyze the pcb to ensure that your

power supply specs are met.

 

Regards,

Snehamay Sinha

DSP Design

Texas Instruments

Dallas TX 75243

 

 

 

 

-----Original Message-----

From: si-list-bounce@xxxxxxxxxxxxx [mailto:si-list-bounce@xxxxxxxxxxxxx]

On Behalf Of Bowden, Ivor

Sent: Friday, March 28, 2008 9:24 AM

To: si-list@xxxxxxxxxxxxx

Subject: [SI-LIST] PDS analysis?

 

Hi SI Experts,

 

 

Say you have a typical PCB with modern technology mix of CPU, DSP, DDR,

GIGE, PCIE, etc. Say it is a multi-layer stackup in the form of

GND-SIG-SIG-GND sets, with the power distribution centered in the

stackup as solid ground plane - split power plane - split power plane -

solid ground plane, using 1oz copper and 3.5 mil dielectric. Assuming

the split power planes utilize sufficient area to keep the point to

point inductance and resistance to reasonable values, and 0.1uF ceramic

bypass caps are evenly placed at device pins, and bulk capacitance is

placed as needed, would there be reason to expect any problems, such as

plane resonance, etc? If so, what would be the observable real world

manifestations, in terms of circuit performance and power pins scope

waveforms? Would there be significant advantage to analyzing this PDS,

or should following this "industry standard practice" for PCB PDS be

sufficient to expect robust behavior?

 

 

 

Thanks,

 

 

 

Ivor Bowden

 

Senior Hardware Engineer

 

Curtiss-Wright Controls Embedded Computing

 

10201 Wateridge Circle

 

Suite 300

 

San Diego, CA 92121

 

858-452-0020 x 4405

 

ibowden@xxxxxxxxxxxxxxxxx

 

 

 

 

_______________________________________________________________________

This e-mail and any files transmitted with it are proprietary and

intended solely for the use of the individual or entity to whom they are

addressed. If you have reason to believe that you have received this

e-mail in error, please notify the sender and destroy this email and any

attached files. Please note that any views or opinions presented in this

e-mail are solely those of the author and do not necessarily represent

those of the Curtiss-Wright Corporation or any of its subsidiaries.

Documents attached hereto may contain technology subject to government

export regulations. Recipient is solely responsible for ensuring that

any re-export, transfer or disclosure of this information is in

accordance with applicable government export regulations.  The recipient

should check this e-mail and any attachments for the presence of

viruses. Curtiss-Wright Corporation and its subsidiaries accept no

liability for any damage caused by any virus transmitted by this e-mail.

------------------------------------------------------------------

To unsubscribe from si-list:

si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

 

or to administer your membership from a web page, go to:

//www.freelists.org/webpage/si-list

 

For help:

si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

 

 

List technical documents are available at:

                http://www.si-list.net

 

List archives are viewable at:     

            //www.freelists.org/archives/si-list

or at our remote archives:

            http://groups.yahoo.com/group/si-list/messages

Old (prior to June 6, 2001) list archives are viewable at:

            http://www.qsl.net/wb6tpu

  

 


_______________________________________________________________________
This e-mail and any files transmitted with it are proprietary and intended 
solely for the use of the individual or entity to whom they are addressed. If 
you have reason to believe that you have received this e-mail in error, please 
notify the sender and destroy this email and any attached files. Please note 
that any views or opinions presented in this e-mail are solely those of the 
author and do not necessarily represent those of the Curtiss-Wright Corporation 
or any of its subsidiaries.  Documents attached hereto may contain technology 
subject to government export regulations. Recipient is solely responsible for 
ensuring that any re-export, transfer or disclosure of this information is in 
accordance with applicable government export regulations.  The recipient should 
check this e-mail and any attachments for the presence of viruses. 
Curtiss-Wright Corporation and its subsidiaries accept no liability for any 
damage caused by any virus transmitted by this e-mail.
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field


List technical documents are available at:
                http://www.si-list.net

List archives are viewable at:     
                //www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  

Other related posts: