Chris, Let me reiterate my point, which was triggered by your comment about the usability of IBIS to SSN problems. What I wanted to say was that dependent on where we are on the silicon-package-board design chain, there are situations when the full transistor-level model for all the pieces involved may not be possible. Going back to IOs, if we have the transistor-level model for a full IO cell, we can run SSN simulations on a few cells. But it becomes impractical to use the same level of detail, when we try to figure out the SSN in a large package, which may have possibly many hundred IO cells. In this case a careful characterization of a single cell should provide enough information so that a behavioral model can be created to help the analysis of the large package. Regards, Istvan novak SUN Microsystems ----- Original Message ----- From: "Chris Cheng" <Chris.Cheng@xxxxxxxxxxxx> To: "'Istvan NOVAK '" <istvan.novak@xxxxxxxxxxxxxxxx>; "Chris Cheng" <Chris.Cheng@xxxxxxxxxxxx> Cc: <si-list@xxxxxxxxxxxxx> Sent: Wednesday, December 29, 2004 2:36 PM Subject: [SI-LIST] Re: Article discussion on bad packages > Istvan, > > There is no need to hide behind confidential details, I just asked a simple > question, does SUN use IBIS to analyze its ""sophisticated IO circuits" or > core CPU power distribution or does it uses SPICE. It is a simple yes or no > answer. And judging from your non-reply, I've got my confirmation. > And to answer you question on core power analysis. I would say absolutely on > SPICE. m=x is a very powerful macro, flops and main clock trunk are very > well defined and hierarchical items. Stages of pipeline and level of logics > can be estimated on a FUB by FUB basis. Unless your tell me the SPARC people > are using IBIS to analyze their core power. Which I doubt. Were you really > involved in SUN's chip power analysis with the CPU team ? It doesn't sound > like it. > > -----Original Message----- > From: Istvan NOVAK > To: Chris.Cheng@xxxxxxxxxxxx > Cc: si-list@xxxxxxxxxxxxx > Sent: 12/29/2004 8:20 AM > Subject: Re: [SI-LIST] Re: Article discussion on bad packages > > Chris, > > Without going into confidential details, let me answer with a > question: do you honestly think that large cores of today's big > CPUs can be included at the transistor level for PDN simulations? > And even if it was technically possible, do we need all the > transistor-level details when we want to simulate the noise at > the PCB level? The package behaves like a redistribution filter, > and for the PCB-package interface, all what people need is the > distilled characteristics. It can be IBIS or anything else, > eventually it is behavioral model. > > Regards, > > Istvan Novak > SUN Microsystems > > ----- Original Message ----- > From: "Chris Cheng" <Chris.Cheng@xxxxxxxxxxxx> > Cc: <si-list@xxxxxxxxxxxxx> > Sent: Wednesday, December 29, 2004 12:12 AM > Subject: [SI-LIST] Re: Article discussion on bad packages > > > > Istvan, > > I thought I understand enough of your company's design methodologies > (I > > worked on quite a few of them). So I am surprised to hear your > response. > Can > > you honest tell me your company is not running SPICE on "sophisticated > IO > > circuits" to analyze its performance nor using it to analyze core > power > > distribution ? Are you relying only on IBIS nowadays ? Or you are > preaching > > something you don't practice yourself ? > > > > > > -----Original Message----- > > From: Istvan NOVAK > > To: Chris.Cheng@xxxxxxxxxxxx > > Cc: si-list@xxxxxxxxxxxxx > > Sent: 12/28/2004 8:36 PM > > Subject: Re: [SI-LIST] Re: Article discussion on bad packages > > > > Chris, > > > > If you want to simulate PDN SSN, you can do either a > > transistor-level SPICE simulation together with the PDN > > model, or an approximate behavioral model simulation can > > be done. For smaller circuits, transistor level models may > > work in SPICE (if you have access to it). For large chunks > > of silicon, like CPU cores and sophisticated IO circuits, the > > SPICE model may be prohibitively large. Also, for many > > users of third-party silicons, transistor-level SPICE model > > may not be available. For the above reasons, behavioral > > simulations may still be better than doing no simulations at all > > > > Regards, > > > > Istvan Novak > > SUN Microsystems > > > > ------------------------------------------------------------------ > > To unsubscribe from si-list: > > si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field > > > > or to administer your membership from a web page, go to: > > //www.freelists.org/webpage/si-list > > > > For help: > > si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field > > > > List FAQ wiki page is located at: > > http://si-list.org/wiki/wiki.pl?Si-List_FAQ > > > > List technical documents are available at: > > http://www.si-list.org > > > > List archives are viewable at: > > //www.freelists.org/archives/si-list > > or at our remote archives: > > http://groups.yahoo.com/group/si-list/messages > > Old (prior to June 6, 2001) list archives are viewable at: > > http://www.qsl.net/wb6tpu > > > > > ------------------------------------------------------------------ > To unsubscribe from si-list: > si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field > > or to administer your membership from a web page, go to: > //www.freelists.org/webpage/si-list > > For help: > si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field > > List FAQ wiki page is located at: > http://si-list.org/wiki/wiki.pl?Si-List_FAQ > > List technical documents are available at: > http://www.si-list.org > > List archives are viewable at: > //www.freelists.org/archives/si-list > or at our remote archives: > http://groups.yahoo.com/group/si-list/messages > Old (prior to June 6, 2001) list archives are viewable at: > http://www.qsl.net/wb6tpu > > ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List FAQ wiki page is located at: http://si-list.org/wiki/wiki.pl?Si-List_FAQ List technical documents are available at: http://www.si-list.org List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu