[SI-LIST] Re: DDR2 design
- From: steve weir <weirsi@xxxxxxxxxx>
- To: Ivor Bowden <ivorlist@xxxxxxxxxxx>
- Date: Wed, 22 Feb 2006 21:24:32 -0800
Ivor, thank you for being gracious about this. If you really want to
know that it is going to work, there is no escaping the homework. In
your position, I would still start with what you can get from
Altera. If you come up short, then contact us privately for a quote.
Steve.
At 04:55 PM 2/22/2006, Ivor Bowden wrote:
>Hi Steve,
>
>I really do appreciate your comments. I know I have not done my
>homework, this was just dropped in my lap. I'm just looking for
>general comments, I don't expect anyone to run free sims for me.
>Comments like, "seems reasonable" or "no way" or "star routing might
>be better", etc. is about all I hoped for. I apologize if my request
>came off rude.
>
>I am open to simulation quotes, I believe it a good idea, if I can
>get approval.
>
>Sincerely,
>
>Ivor
>
>on 2/22/2006 4:34 PM steve weir wrote:
>>Ivor, maybe. Nothing sounds terribly wrong, but that is really
>>inadequate. You need to simulate, or get someone else to simulate
>>for you. Then you can see if any adjustments are needed and make
>>them. You need to account for what the silicon is up to as well as the trace.
>>With all due respect your question comes off a bit like: "Guys, I
>>haven't done my homework, would someone do it for me?" If someone
>>is so willing, great. I would be surprised to see that. I would
>>also suspect the answer.
>>If you want detailed free help, your best chance is from your chip
>>suppliers. Maybe Altera will run the simulation for you.
>>Steve.
>>At 03:22 PM 2/22/2006, Ivor Bowden wrote:
>>>Hi SI Experts,
>>>
>>>I am reviewing a layout for an embedded DDR2 design using 4 Micron DDR2
>>>chips with an Altera Cyclone controller. The memory is set up to be 64
>>>bits wide, 16 bits per chip.
>>>
>>>The target rate is 167MHz. The design is not simulated.
>>>
>>>Termination is as follows:
>>>ODT may be supported, still investigating.
>>>There is no series term.
>>>There is 0.9V stub term for control lines.
>>>There is a differential 100 ohm term for each clock pair (4 total).
>>>
>>>Routing is as follows:
>>>Control lines are daisy chained and length matched between the first
>>>DRAM and controller (about 1"), each DRAM (about .75") and the last DRAM
>>>and terminators (about .25"); total net length is about 3.5".
>>>Data lines are length matched at about 3" (controller to DRAM).
>>>Clock lines are length matched at about 4" (controller to DRAM).
>>>Trace impedance is targeted at 100 ohms for clock and control lines, and
>>>75 ohms for data lines.
>>>
>>>Is this design likely to work? If not, what changes should be considered?
>>>
>>>I very much appreciate all comments. Thank you!
>>>
>>>Ivor Bowden
>>>Engineer
>>>Curtiss-Wright Controls
>>>
>>>------------------------------------------------------------------
>>>To unsubscribe from si-list:
>>>si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
>>>
>>>or to administer your membership from a web page, go to:
>>>http://www.freelists.org/webpage/si-list
>>>
>>>For help:
>>>si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
>>>
>>>List FAQ wiki page is located at:
>>> http://si-list.org/wiki/wiki.pl?Si-List_FAQ
>>>
>>>List technical documents are available at:
>>> http://www.si-list.org
>>>
>>>List archives are viewable at:
>>> http://www.freelists.org/archives/si-list
>>>or at our remote archives:
>>> http://groups.yahoo.com/group/si-list/messages
>>>Old (prior to June 6, 2001) list archives are viewable at:
>>> http://www.qsl.net/wb6tpu
>>
>
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List FAQ wiki page is located at:
http://si-list.org/wiki/wiki.pl?Si-List_FAQ
List technical documents are available at:
http://www.si-list.org
List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
- References:
- [SI-LIST] DDR2 design
- From: Ivor Bowden
- [SI-LIST] Re: DDR2 design
- From: steve weir
- [SI-LIST] Re: DDR2 design
- From: Ivor Bowden
Other related posts:
- » [SI-LIST] DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- [SI-LIST] DDR2 design
- From: Ivor Bowden
- [SI-LIST] Re: DDR2 design
- From: steve weir
- [SI-LIST] Re: DDR2 design
- From: Ivor Bowden