[SI-LIST] Re: DDR2 design
- From: Jai Shanker <jswarrier@xxxxxxxxx>
- To: ivorlist@xxxxxxxxxxx, si-list@xxxxxxxxxxxxx
- Date: Wed, 22 Feb 2006 23:24:05 -0800 (PST)
Hi Ivor,
I am a novice here but we did a couple of similar
designs - one with a Xilinx FPGA but much lower
frequency (~100Mhz clock) and another with an ASIC at
267Mhz.
We used 50 ohm lines and tightly matched the lengths
(maybe a little overconstrained for safety). I think
there is a clock to address/ control relationship that
you may have overlooked ( or maybe not, from your
length reports). Have you deliberately set the clock
length to be greater then the address/ control length.
However it is always better to simulate. We did.
With the FPGAs, you may need to watch out for
crosstalk. A Xilinx SSO calculator gave us only about
45% of the IOs within a bank as usable outputs.
regards,
Jai
--- Ivor Bowden <ivorlist@xxxxxxxxxxx> wrote:
> Hi SI Experts,
>
> I am reviewing a layout for an embedded DDR2 design
> using 4 Micron DDR2
> chips with an Altera Cyclone controller. The memory
> is set up to be 64
> bits wide, 16 bits per chip.
>
> The target rate is 167MHz. The design is not
> simulated.
>
> Termination is as follows:
> ODT may be supported, still investigating.
> There is no series term.
> There is 0.9V stub term for control lines.
> There is a differential 100 ohm term for each clock
> pair (4 total).
>
> Routing is as follows:
> Control lines are daisy chained and length matched
> between the first
> DRAM and controller (about 1"), each DRAM (about
> .75") and the last DRAM
> and terminators (about .25"); total net length is
> about 3.5".
> Data lines are length matched at about 3"
> (controller to DRAM).
> Clock lines are length matched at about 4"
> (controller to DRAM).
> Trace impedance is targeted at 100 ohms for clock
> and control lines, and
> 75 ohms for data lines.
>
> Is this design likely to work? If not, what changes
> should be considered?
>
> I very much appreciate all comments. Thank you!
>
> Ivor Bowden
> Engineer
> Curtiss-Wright Controls
>
>
------------------------------------------------------------------
> To unsubscribe from si-list:
> si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in
> the Subject field
>
> or to administer your membership from a web page, go
> to:
> http://www.freelists.org/webpage/si-list
>
> For help:
> si-list-request@xxxxxxxxxxxxx with 'help' in the
> Subject field
>
> List FAQ wiki page is located at:
>
> http://si-list.org/wiki/wiki.pl?Si-List_FAQ
>
> List technical documents are available at:
> http://www.si-list.org
>
> List archives are viewable at:
> http://www.freelists.org/archives/si-list
> or at our remote archives:
> http://groups.yahoo.com/group/si-list/messages
> Old (prior to June 6, 2001) list archives are
> viewable at:
> http://www.qsl.net/wb6tpu
>
>
>
__________________________________________________
Do You Yahoo!?
Tired of spam? Yahoo! Mail has the best spam protection around
http://mail.yahoo.com
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List FAQ wiki page is located at:
http://si-list.org/wiki/wiki.pl?Si-List_FAQ
List technical documents are available at:
http://www.si-list.org
List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
- References:
- [SI-LIST] DDR2 design
- From: Ivor Bowden
Other related posts:
- » [SI-LIST] DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- » [SI-LIST] Re: DDR2 design
- [SI-LIST] DDR2 design
- From: Ivor Bowden