If your loads are capacitive only, and your PDN has no inductance and acceptable droop is 50% then 100pF would do. I would be very surprised if all those assumptions are valid. Steve. Scooby Doo wrote: > Hi SI Experts, > > > I have a question reg PDN. > > Suppose an FPGA has 100 I/O pins with 10 VCCO/Gnd pairs. So an average of 10 > I/O pins for 1 VCCO/Gnd pair. Assume each I/O pin driving 10pf load. > > My qn is, to make the clean PDN, is it enough to provide 100pf of capacitor > to each Vcc/Gnd pair? > > I am not convinced with blindly provinding 0.1uF cap to Vcco pins. > > kindly clarify. > > Thanks in advance for your valuable feedback. > > Rajesh > > > ------------------------------------------------------------------ > To unsubscribe from si-list: > si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field > > or to administer your membership from a web page, go to: > //www.freelists.org/webpage/si-list > > For help: > si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field > > > List technical documents are available at: > http://www.si-list.net > > List archives are viewable at: > //www.freelists.org/archives/si-list > > Old (prior to June 6, 2001) list archives are viewable at: > http://www.qsl.net/wb6tpu > > > > -- Steve Weir IPBLOX, LLC 150 N. Center St. #211 Reno, NV 89501 www.ipblox.com (775) 299-4236 Business (866) 675-4630 Toll-free (707) 780-1951 Fax ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List technical documents are available at: http://www.si-list.net List archives are viewable at: //www.freelists.org/archives/si-list Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu