Length matching to +/- 20 mils means length matching to 3.2 pSec. That is unrealistically tight. Why not couch length matching in terms of time tolerance and then allow designers to turn this into length. I match 2.4 Gb/S differential paths to +/- 150 mils or +/- 24 pS. How could DDR2 require tighter than that or even that tight? Lee Ritchey > [Original Message] > From: Moran, Brian P <brian.p.moran@xxxxxxxxx> > To: sreekanthn <sreekanthn@xxxxxxxxxxxxxxx>; <si-list@xxxxxxxxxxxxx> > Date: 7/21/2008 9:27:41 PM > Subject: [SI-LIST] Re: DDR2 Trace Length Margin > > Hi Sreekanth, > > There is no single specification for length matching. You generally > need to simulate and > do an AC analysis of each application. However, I can give you some > general rules of thumb > from our DDR2 design guides. However, our guidelines are based on > motherboard rules to the module > connector. If your SDRAMs are down on the motherboard, then you do not > need to account for > the length variation on the modules. Which should give you slightly > looser rules then our > guidelines stipulate.=20 > > The length matching between DQ and DQS within a byte lane is the > tightest constraint. Here > we receommend +/- 20 mils, but this might be overkill in some cases. I > would recommend no > more than +/-50 between DQs and their associated DQS strobe.=20 > > The length matching between CTRL and CLK and between ADR/CMD and CLK is > much looser in terms > of the length window, but the relative offset between each of these > groups and CLK must be > adjusted in some cases, in order to center the valid window. This > offset is very much dependent > on the controller timing. Most controller allow this to be done through > register control.=20 > > But is terms of the length mismatch windows you can generally live with > a length window of 1.0"=20 > (+/- 0.5") on CTRL to CLK, and perhaps 2.0" (+/-1.0") on ADR/CMD to CLK, > assuming you are using > 2N timing on ADR/CMD. > > DQS to CLK is also constrained. Here the overall length window is > generally 1.0" to 1.5" wide.=20 > > > So you start by routing and length matching your CLKs. Then establish > your length window around CLK > for CTRL, CMD, and DQS. If you find it hard to route within these > windows, then lengthen CLKs as required > to get the length window in the required range. Usually this is > dictated by the min and max length of > the DQS strobes, since the DQ bus has the largest natural length > variation between the shortest byte lanes > and the longest. =20 > > The controllers generally have a timing offset control that will allow > you to optimize setup and hold > by shifting CLK, CTRL and CMD, at the source. =20 > =20 > > > Brian Moran > MPG/MPHD/EDE/PEA Group > Intel Corporation > > -----Original Message----- > From: si-list-bounce@xxxxxxxxxxxxx [mailto:si-list-bounce@xxxxxxxxxxxxx] > On Behalf Of sreekanthn > Sent: Monday, July 21, 2008 5:07 AM > To: si-list@xxxxxxxxxxxxx > Subject: [SI-LIST] DDR2 Trace Length Margin > > > > Hi Experts, > > I would like to know the length matching requirement of a DDR2 design. > I have two memory devices in my board (NOT DIMMs). > Each has 16 bit data (Total 32) ,Each byte has its own Data strobe and > Mask > signals. > > Datas ,Stobes,Masks,Clk etc are point to point topology. > Address and other common signals ( RAS,CAS,WE,RE,CS,CLKEN etc...) has > to be > routed in T topology. > > Could someone please explain the rule of length matching for each > groups. > Is there any standard docs available ? I refered JDEC specs, I could > n't > get any routing recommendations. > > How can we engineer the trace length margin ? > > My Max clock would be 667MHz. > > Regards, > Sreekanth=20 > > > The information contained in this electronic message and any attachments > to this message are intended for the exclusive use of the addressee(s) > and may contain proprietary, confidential or privileged information. If > you are not the intended recipient, you should not disseminate, > distribute or copy this e-mail. Please notify the sender immediately and > destroy all copies of this message and any attachments contained in it. > > Contact your Administrator for further information. > > ------------------------------------------------------------------ > To unsubscribe from si-list: > si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field > > or to administer your membership from a web page, go to: > //www.freelists.org/webpage/si-list > > For help: > si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field > > > List technical documents are available at: > http://www.si-list.net > > List archives are viewable at: =20 > //www.freelists.org/archives/si-list > or at our remote archives: > http://groups.yahoo.com/group/si-list/messages > Old (prior to June 6, 2001) list archives are viewable at: > http://www.qsl.net/wb6tpu > =20 > > ------------------------------------------------------------------ > To unsubscribe from si-list: > si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field > > or to administer your membership from a web page, go to: > //www.freelists.org/webpage/si-list > > For help: > si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field > > > List technical documents are available at: > http://www.si-list.net > > List archives are viewable at: > //www.freelists.org/archives/si-list > or at our remote archives: > http://groups.yahoo.com/group/si-list/messages > Old (prior to June 6, 2001) list archives are viewable at: > http://www.qsl.net/wb6tpu > ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List technical documents are available at: http://www.si-list.net List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu