Peter Müller wrote: >I have been designing different kinds of electronic products, but never a >DDR SDRAM interface with 16 memory chips (MT46V64M8, 512Mb chip, 8-bit @ >167MHz)and 2 ECC chips (same type). > >Between the processor (IBM PowerPC 440GX) and memory chips there are only >the transmission lines and series termination resistors (25Ohm close to the >processor). I do not have the possibility to run simulations, so it's >learning by doing. > > > You mentioned that you don't have the "possibility to run simulations". I would submit that it is almost mandatory to simulate complex, high-speed interfaces prior to committing a design to fab if you don't want to go thru multiple iterations of the board prior to finding a topology that works well (if at all). The cost of simulating (and there are some low or no cost solutions) is much less than the costs you'll incur with the 'cut and try' approach. App-notes and rules of thumb will only get you pointed in the right direction, but I feel simulation is the real key to understanding what is happening in any particular design (assuming the design is modeled correctly). -Ray Anderson Senior Signal Integrity Staff Engineer Xilinx Inc. ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List FAQ wiki page is located at: http://si-list.org/wiki/wiki.pl?Si-List_FAQ List technical documents are available at: http://www.si-list.org List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu