[PCB_FORUM] Re: electrical constraint manager, timing

Under net/routing/relative prop delay, set up a group that contains your
clock and other signals you want related to this clock.  Set the group match
length value in the group name heading under "delta:tolerance", such as
"0:-300" (note the "=", typically 300 will mean +- 300), and it will then be
assigned to all the signals in that group.  Then, select the clock and set
it as "target".

Regards,

Austin

> -----Original Message-----
> From: icu-pcb-forum-bounce@xxxxxxxxxxxxx
> [mailto:icu-pcb-forum-bounce@xxxxxxxxxxxxx]On Behalf Of
> sjcharles@xxxxxxx
> Sent: Thursday, June 30, 2005 11:12 AM
> To: icu-pcb-forum@xxxxxxxxxxxxx
> Subject: [PCB_FORUM] electrical constraint manager, timing
>
>
> Group: how do i set up a constraint for my clock signal to arrive
> at it destination where it is equal to or less the arrival of the
> data signals.
> I'm using pcb si 610. any suggestions would be appreciated.
> Thanks, Sam

-----------------------------------------------------------
To subscribe/unsubscribe: 
        Send a message to icu-pcb-forum-request@xxxxxxxxxxxxx
        with a subject of subscribe or unsubscribe

To view the archives of this list please login at
http://www.freelists.org. Our list name is icu-pcb-forum
or go to http://www.freelists.org/archives/icu-pcb-forum/

Problems or Questions:
        Send an email to icu-pcb-forum-admins@xxxxxxxxxxxxx

Want to post a job listing ?  DON'T DO IT HERE!  
Better yet, join our jobs listing forum.

SUBSCRIBE:  icu-jobs-forum-subscribe@xxxxxxxxxx
POST:       icu-jobs-forum@xxxxxxxxxx
-----------------------------------------------------------

Other related posts: