Hi All, I am simulating a big board which is 12"x!2" dimension and 44 layer stackup. I have FPGA in the center of the board (TOP layer). all the decoupling capacitors are straight below the DUT in the bottom layer. The position of the decaps are optimized and it has the shortest inductive path as possible. my target impedance is 3 mohms. I am simulating this board in powerSI to find the power plane impedance. But the impedance i obtain is around 30 m ohms between 400MHZ and 600 MHz which is the frequency of operation. I change all the capacitor models with the various lowESR and low ESL caps s parameter model available with various capacitor manufacturers. the impedance is not getting lowered. Since it is a very big board, i am not able to do quick iterations. So now i tried by cutting the DUT region and simulating the smal area of 4"x4". I know the impedance may not be correct. In the same i got a 10 m ohm impedance in the power plane. But i tried 10 iteration with various capacitor even with the worst case ESR and ESL caps. but the impedance plot didnt not change. I have a good embeded PCB capacitance as well. Any comments or idea how to get closer to the target impedance? and why the impedance is not changing at all in the smaller cut model even after changing the caps. Any PowerSI users please post your comments or idea about this problem or the tool. Thank You Dan ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List technical documents are available at: http://www.si-list.net List archives are viewable at: //www.freelists.org/archives/si-list Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu