[SI-LIST] Re: Ground Pour in Signal Layers

  • From: "Grasso, Charles" <Charles.Grasso@xxxxxxxxxxxx>
  • To: <leeritchey@xxxxxxxxxxxxx>, "Gerry Gagnon" <mrgagman@xxxxxxxxxxx>, <rhaller@xxxxxxxxxxxxx>
  • Date: Tue, 28 Feb 2006 10:35:01 -0700

How interesting! I have not had to deal with thieving on inner layers
so I popped down to our layout group and asked our folks there. The
consensus was - YES - Thieving on inner layers can be necessary and
should be used for unbalanced layouts. Indeed one former employee of DDI
indicated that DDI had a program that automatically added thieving
based
on the design. The reason for adding the thieving is to avoid warpage.


Best Regards
Charles Grasso
Senior Compliance Engineer
Echostar Communications Corp.
Tel: 303-706-5467
Fax: 303-799-6222
Cell: 303-204-2974
Pager/Short Message: 3032042974@xxxxxxxx
Email: charles.grasso@xxxxxxxxxxxx;
Email Alternate: chasgrasso@xxxxxxxx


-----Original Message-----
From: si-list-bounce@xxxxxxxxxxxxx [mailto:si-list-bounce@xxxxxxxxxxxxx]
On Behalf Of Lee Ritchey
Sent: Tuesday, February 28, 2006 9:44 AM
To: Gerry Gagnon; rhaller@xxxxxxxxxxxxx
Cc: si-list@xxxxxxxxxxxxx
Subject: [SI-LIST] Re: Ground Pour in Signal Layers

Gerry,

I'm not sure what length of involvement has to do with this, but if it
is
important, I've been at it PCB fab since 1969 and have crawled through
perhaps 250 PCB shops all over the world, most recently in November of
2005.

Virtually all of what I have designed and had fabricated are high speed
PCBs and adding thieving to the inner layers has never been necessary
and
is not now.

As to who I consider the best shops in the world, that's a subject for
off
line discussion as adivising clients on this matter is part of my
specialty.


> [Original Message]
> From: Gerry Gagnon <mrgagman@xxxxxxxxxxx>
> To: <leeritchey@xxxxxxxxxxxxx>; <rhaller@xxxxxxxxxxxxx>
> Cc: <si-list@xxxxxxxxxxxxx>
> Date: 2/27/2006 5:36:57 PM
> Subject: [SI-LIST] Re: Ground Pour in Signal Layers
>
> Lee,
>
> Sorry but I gotta defend my old pal Rob.
>
> I started in PWBs back in 1978 and have been there ever since. By my
count=20
> that's 28 years with the last 8 or so exclusively in design & supply
chain=20
> support.
>
> I know of NO creditable lamination engineer tasked with gluing many
cores=20
> together who would ever complain about getting properly theived inner
signal=20
> layers. Theiving innerlayers provides a similar benefit to resin flow=20
> characteristices that external theiving provides to pattern plating.=20
> Especially with tight dielectric thickness tolerances, resin content=20
> tolerances, thick or different copper weights, and tight warpage
specs. I=20
> have built many hi layer count, high speed boards using autotheiving
on=20
> inner and outerlayers. Most could not have been done without it.
>
> I will say that there is minimal benefit for the lower PWB
technologies,
so=20
> if you design these types of products, you are getting the right
advice.
>
> BTW - Having crawled through a few shops in my day (now focussed more
on
the=20
> Far East, India, and Eastern Europe), I'm curious as to who you
consider
the=20
> best fabricators in the world to be today?
>
> Regards,
>
> Gerry Gagnon
>
>
>
> ----Original Message Follows----
> From: "Lee Ritchey" <leeritchey@xxxxxxxxxxxxx>
> Reply-To: leeritchey@xxxxxxxxxxxxx
> To: "Robert Haller" <rhaller@xxxxxxxxxxxxx>
> CC: si-list@xxxxxxxxxxxxx
> Subject: [SI-LIST] Re: Ground Pour in Signal Layers
> Date: Mon, 27 Feb 2006 12:13:56 -0800
> MIME-Version: 1.0
> X-Originating-IP: 71.132.102.166
> Received: from turing.freelists.org ([206.53.239.180]) by=20
> bay0-mc2-f7.bay0.hotmail.com with Microsoft SMTPSVC(6.0.3790.211);
Mon,
27=20
> Feb 2006 12:20:43 -0800
> Received: from localhost (localhost [127.0.0.1])by
turing.freelists.org=20
> (Avenir Technologies Mail Multiplex) with ESMTP id B96E52A7821;Mon, 27
Feb=20
> 2006 15:16:23 -0500 (EST)
> Received: from turing.freelists.org ([127.0.0.1])by localhost (turing=20
> [127.0.0.1]) (amavisd-new, port 10024)with ESMTP id 06581-06; Mon, 27
Feb=20
> 2006 15:16:23 -0500 (EST)
> Received: from turing (localhost [127.0.0.1])by turing.freelists.org
(Avenir=20
> Technologies Mail Multiplex) with ESMTP id 5435F2A8B54;Mon, 27 Feb
2006=20
> 15:16:21 -0500 (EST)
> Received: with ECARTIS (v1.0.0; list si-list); Mon, 27 Feb 2006
15:14:13=20
> -0500 (EST)
> Received: from localhost (localhost [127.0.0.1])by
turing.freelists.org=20
> (Avenir Technologies Mail Multiplex) with ESMTP id 3D3C82A8D79for=20
> <si-list@xxxxxxxxxxxxx>; Mon, 27 Feb 2006 15:14:13 -0500 (EST)
> Received: from turing.freelists.org ([127.0.0.1])by localhost (turing=20
> [127.0.0.1]) (amavisd-new, port 10024)with ESMTP id 06236-07 for=20
> <si-list@xxxxxxxxxxxxx>;Mon, 27 Feb 2006 15:14:13 -0500 (EST)
> Received: from smtpauth07.mail.atl.earthlink.net=20
> (smtpauth07.mail.atl.earthlink.net [209.86.89.67])by
turing.freelists.org=20
> (Avenir Technologies Mail Multiplex) with ESMTP id C777C2A8D61for=20
> <si-list@xxxxxxxxxxxxx>; Mon, 27 Feb 2006 15:14:09 -0500 (EST)
> Received: from [71.132.102.166] (helo=3Dearthlink.net)by=20
> smtpauth07.mail.atl.earthlink.net with asmtp (Exim 4.34)id
1FDokn-0005x8-Hb;=20
> Mon, 27 Feb 2006 15:13:58 -0500
> X-Message-Info: yilqo4+6kc4eyYzl5HWsmoMfCSm6rizzCyQsjr8vnDI=3D
> X-Original-To: si-list@xxxxxxxxxxxxx
> Delivered-To: si-list@xxxxxxxxxxxxx
> DomainKey-Signature: a=3Drsa-sha1; q=3Ddns; c=3Dnofws;  =
s=3Ddk20050327;=20
> d=3Dearthlink.net; =20
> b=3Dl6wmU8RlOMB/O+VKY748U1Ry7Q5oJSFm2a/QYvU+8q7Z4QueuCXWmbmsnk8XYrBJ;  =

>
h=3DReceived:Message-ID:X-Priority:Reply-To:X-Mailer:From:To:Cc:Subject:D=
a
te:M
IME-Version:Content-type:X-ELNK-Trace:X-Originating-IP;
> X-Mailer: EarthLink MailBox 2005.2.108.0 (Windows)
> X-ELNK-Trace:=20
>
e15f25420b8a9303f79872ef0cac535e239a348a220c26098bf52439197c6477872b974c
9b60
9a772601a10902912494350badd9bab72f9c350badd9bab72f9c
> X-Virus-Scanned: by amavisd-new-20030616-p9 (Debian) at avenirtech.net
> X-archive-position: 17833
> X-ecartis-version: Ecartis v1.0.0
> Errors-To: si-list-bounce@xxxxxxxxxxxxx
> X-original-sender: leeritchey@xxxxxxxxxxxxx
> Precedence: normal
> X-list: si-list
> X-Virus-Scanned: by amavisd-new-20030616-p9 (Debian) at avenirtech.net
> Return-Path: si-list-bounce@xxxxxxxxxxxxx
> X-OriginalArrivalTime: 27 Feb 2006 20:20:47.0399 (UTC)=20
> FILETIME=3D[4B4F1B70:01C63BDB]
>
> Bob,
>
> If you don't mind sharing the names of those process engineers with
us,
I'd
> appreciate it.  I'd like ot speak with them myself as that data flies
> directly in the face of the advice from the best fabricators in the
> industry.
>
>
>  > [Original Message]
>  > From: Haller, Robert <rhaller@xxxxxxxxxxxxx>
>  > To: <leeritchey@xxxxxxxxxxxxx>
>  > Cc: <si-list@xxxxxxxxxxxxx>
>  > Date: 2/27/2006 11:14:07 AM
>  > Subject: [SI-LIST] Re: Ground Pour in Signal Layers
>  >
>  > Lee,
>  >    I spoke with a few process engineers and have learned something,
>  > and felt compelled to respond to inform (I do not intent to
offend).
>  >
>  > Copper pour or thieving on inner layers, I have been told by two
>  > separate processing engineers can lead to "better lamination", and
as
>  > always it depends on the circuit.
>  >
>  > One example is if you are using very thin cores (i.e. BC) and the
>  > circuit has large areas void of copper you may get curling. The
final
>  > layer stack may yield poor lamination (delamination), have
increased
>  > stresses and possible registration issues. =3D20
>  >
>  > PCB processes today have not changed that much (in fact they have
>  > changed too little IMHO when compared to semiconductor advances),
so I
>  > would respectively disagree that the past is in fact relevant.=3D20
>  >
>  > Regards,
>  > Bob=3D20
>  >
>  > -----Original Message-----
>  > From: Lee Ritchey [mailto:leeritchey@xxxxxxxxxxxxx]=3D20
>  > Sent: Thursday, February 23, 2006 5:41 PM
>  > To: Haller, Robert; Chris Padilla (cpad); ivorlist@xxxxxxxxxxx;
>  > Pradeep.RSA@xxxxxxxxxxxx
>  > Cc: si-list@xxxxxxxxxxxxx
>  > Subject: RE: [SI-LIST] Re: Ground Pour in Signal Layers
>  >
>  > Etching and plating are two very different operations.  Plating
depends
>  > on
>  > uniform current distribution.  Etching is done by spraying etchant
onto
>  > the
>  > surface and proceeds at the same rate over the entire surface.  All
you
>  > gotta do is ask a process engineer at a currently operating fab
shop to
>  > see
>  > if thieving is needed on inner layers.  every time I ask, the
answer is
>  > no.
>  >
>  > What may have been at some point in the past is not relevant.  What
is,
>  > is
>  > what todays' fabricators need and theiving on inner layers is not
one
of
>  > them..
>  >
>  >
>  > > [Original Message]
>  > > From: Haller, Robert <rhaller@xxxxxxxxxxxxx>
>  > > To: <leeritchey@xxxxxxxxxxxxx>; Chris Padilla (cpad)
<cpad@xxxxxxxxx>;
>  > <ivorlist@xxxxxxxxxxx>; <Pradeep.RSA@xxxxxxxxxxxx>
>  > > Cc: <si-list@xxxxxxxxxxxxx>
>  > > Date: 2/23/2006 11:54:20 AM
>  > > Subject: [SI-LIST] Re: Ground Pour in Signal Layers
>  > >
>  > > Lee, Chris
>  > >   I worked in a board shop many years ago. My understanding of
the
>  > > original intention of adding thieving to signal layers was to
promote
>  > > consistent etching (or plating) and as a result even distribution
of
>  > > etch widths. The chemical process of etching inner layers is in
>  > general
>  > > more consistent if there is an even distribution of copper across
the
>  > > panel (subtractive or additive processes - etching or plating
both
>  > > benefits).=3D3D20
>  > >
>  > > There are numerous subtleties like etching/plating varies from
center
>  > to
>  > > edge of the panel and what specific type of additive or
subtractive
>  > > processes, chemicals, electro plating, ... you are using.
>  > > =3D3D20
>  > > As folks have pointed out you must be very careful with spacing
to
>  > > critical signals and adjacent layer stripline pairs.=3D3D20
>  > >
>  > > We had some interesting arguments at the dinner table when
>  > > "Auto-thieving" was first introduces at Digital - my brother is a
>  > > Chemical Engineer, my mom is a Produce-ability (Manufacturing)
>  > Engineer
>  > > and I am an EE .....
>  > >
>  > > Regards,
>  > > Bob Haller
>  > > Enterasys Networks=3D3D20
>  > >
>  > >
>  > >
>  > > -----Original Message-----
>  > > From: si-list-bounce@xxxxxxxxxxxxx
>  > [mailto:si-list-bounce@xxxxxxxxxxxxx]
>  > > On Behalf of Lee Ritchey
>  > > Sent: Thursday, February 23, 2006 12:31 PM
>  > > To: Chris Padilla (cpad); ivorlist@xxxxxxxxxxx;
>  > Pradeep.RSA@xxxxxxxxxxxx
>  > > Cc: si-list@xxxxxxxxxxxxx
>  > > Subject: [SI-LIST] Re: Ground Pour in Signal Layers
>  > >
>  > > Chris,
>  > >
>  > > Of the three reasons listed below, only number 2 is of value.
Shield
>  > > islands don't really do that.  They may induce cross talk.
>  > Fabricators
>  > > don't need fill in signal layers to prevent warpage.  I'm not
sure
>  > where
>  > > that one got started.  Also, doesn't help control impedance, but
>  > rather,
>  > > can make it drop if the fill is too close.
>  > >
>  > > Don't mean to offend anyone with these answers, but the record
needs
>  > to
>  > > be
>  > > set straight.
>  > >
>  > >
>  > > > [Original Message]
>  > > > From: Chris Padilla (cpad) <cpad@xxxxxxxxx>
>  > > > To: <ivorlist@xxxxxxxxxxx>; <Pradeep.RSA@xxxxxxxxxxxx>
>  > > > Cc: <si-list@xxxxxxxxxxxxx>
>  > > > Date: 2/23/2006 8:53:40 AM
>  > > > Subject: [SI-LIST] Re: Ground Pour in Signal Layers
>  > > >
>  > > > "Ground" pour can serve several purposes:
>  > > >
>  > > > (1) Create shielded islands
>  > > > (2) Create some extra interplane capacitance (not sure how
useful
it
>  > > is
>  > > > for charge storage as it is most likely located electrically
far
>  > from
>  > > > the chip needing the current)
>  > > > (3) Balance out a layer to avoid warpage issues and to ensure
better
>  > > > trace dimension (impedance) control
>  > > >
>  > > > I think (3) is the big one:  Fab shops often request the
ability to
>  > > add
>  > > > "thieving" in areas of sparse metal.  Some folks just go ahead
and
>  > add
>  > > > the metal pour and often sink several "ground" vias through it
to
>  > > > connect it up to something.  I forget the details why, but the
fab
>  > > shops
>  > > > have better control of trace width if they don't have to etch
away
a
>  > > lot
>  > > > of metal.
>  > > >
>  > > > As in all cases, such items can cause problems if not carefully
>  > > handled
>  > > > and thought through.
>  > > >
>  > > > Chris Padilla
>  > > > Cisco Systems
>  > > > San Jose, CA
>  > >
------------------------------------------------------------------
>  > > To unsubscribe from si-list:
>  > > si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject
field
>  > >
>  > > or to administer your membership from a web page, go to:
>  > > //www.freelists.org/webpage/si-list
>  > >
>  > > For help:
>  > > si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
>  > >
>  > > List FAQ wiki page is located at:
>  > >                 http://si-list.org/wiki/wiki.pl?Si-List_FAQ
>  > >
>  > > List technical documents are available at:
>  > >                 http://www.si-list.org
>  > >
>  > > List archives are viewable at:    =3D20
>  > >          //www.freelists.org/archives/si-list
>  > > or at our remote archives:
>  > >          http://groups.yahoo.com/group/si-list/messages
>  > > Old (prior to June 6, 2001) list archives are viewable at:
>  > >                  http://www.qsl.net/wb6tpu
>  > >  =3D20
>  >
>  >
>  > ------------------------------------------------------------------
>  > To unsubscribe from si-list:
>  > si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject
field
>  >
>  > or to administer your membership from a web page, go to:
>  > //www.freelists.org/webpage/si-list
>  >
>  > For help:
>  > si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
>  >
>  > List FAQ wiki page is located at:
>  >                 http://si-list.org/wiki/wiki.pl?Si-List_FAQ
>  >
>  > List technical documents are available at:
>  >                 http://www.si-list.org
>  >
>  > List archives are viewable at:
>  >            //www.freelists.org/archives/si-list
>  > or at our remote archives:
>  >            http://groups.yahoo.com/group/si-list/messages
>  > Old (prior to June 6, 2001) list archives are viewable at:
>  >            http://www.qsl.net/wb6tpu
>  >
>
>
> ------------------------------------------------------------------
> To unsubscribe from si-list:
> si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
>
> or to administer your membership from a web page, go to:
> //www.freelists.org/webpage/si-list
>
> For help:
> si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
>
> List FAQ wiki page is located at:
>                  http://si-list.org/wiki/wiki.pl?Si-List_FAQ
>
> List technical documents are available at:
>                  http://www.si-list.org
>
> List archives are viewable at:
>               //www.freelists.org/archives/si-list
> or at our remote archives:
>               http://groups.yahoo.com/group/si-list/messages
> Old (prior to June 6, 2001) list archives are viewable at:
>               http://www.qsl.net/wb6tpu
>
>
> ------------------------------------------------------------------
> To unsubscribe from si-list:
> si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
>
> or to administer your membership from a web page, go to:
> //www.freelists.org/webpage/si-list
>
> For help:
> si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
>
> List FAQ wiki page is located at:
>                 http://si-list.org/wiki/wiki.pl?Si-List_FAQ
>
> List technical documents are available at:
>                 http://www.si-list.org
>
> List archives are viewable at:    =20
>               //www.freelists.org/archives/si-list
> or at our remote archives:
>               http://groups.yahoo.com/group/si-list/messages
> Old (prior to June 6, 2001) list archives are viewable at:
>               http://www.qsl.net/wb6tpu
>  =20


------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List FAQ wiki page is located at:
                http://si-list.org/wiki/wiki.pl?Si-List_FAQ

List technical documents are available at:
                http://www.si-list.org

List archives are viewable at:    =20
                //www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
 =20

------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List FAQ wiki page is located at:
                http://si-list.org/wiki/wiki.pl?Si-List_FAQ

List technical documents are available at:
                http://www.si-list.org

List archives are viewable at:     
                //www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  

Other related posts: