[SI-LIST] System Level ESD Engineer Position at Texas Instruments
- From: Ram Chundru <rchundru_umr@xxxxxxxxx>
- To: si-list@xxxxxxxxxxxxx
- Date: Tue, 29 May 2007 10:01:54 -0700 (PDT)
Dear All,
Texas Instruments has an immediate opening for a system level ESD engineer in
Dallas, Texas. The candidate should have strong EMC/ESD background and
experience in trouble-shooting failures on PCBs and systems. The candidate
should also be familiar with various EMC/ESD test standards and test and
measurement equipment.
Please see the following for a detailed job description. If interested,
please send your resume to me and I will forward it to the hiring manager.
Thanks,
Ram Chundru
EMC/ESD Engineer
Texas Instruments
Job Description:
Required Basic Qualifications: Candidate should have experience in system
level ESD and related stress tests. Familiar with related industry standards
groups. Have proven knowledge in developing and implementing system level work
procedures to improve the overall system reliability and quality. Proven
understanding of the system level immunity tests and qualification process and
familiar with reliability stress testing of equipment and sub-assemblies.
Knowledge of IEC system level electromagnetic compatibility and immunity test
standards (e.g., IEC 61000 series); related test simulators and generators.
Familiar with Telcordia generic/technical EMC requirements for
telecommunications products and equipment (e.g., GR-1089, R-78) as well as IEEE
ESD activities (e.g., P802.3).
Additional Preferred Qualifications: Knowledge of device level ESD models,
test simulators, and test standards. Experience with working with industry
standards groups.
Primary and Secondary Responsibilities: Development and support of system
level and sub-assemblies ESD/Reliability stress tests to ensure first pass
success in meeting customer system requirements. Component ESD testing; ESD
failure disposition.
Complex Tasks: Document system level ESD protection schemes.
Management/Organizational Skills: Ability to recognize and prioritize the
workload with last minute notification from demanding customers to ensure
program success.
Team and People Skills: This candidate will work with ESD Platform
personnel, ESD Labs, ESD Teams, Business Groups to better support overall
system level ESD test requirements and execution activities. Must be able to
communicate effectively with the Business Groups, product engineering, quality
& reliability group, the ESD teams, equipment suppliers and customers. Strong
communications and organizational skills. Ability to work effectively with
multiple teams simultaneously to ensure flawless test executions as well as
engineering evaluations.
Projects and Deliverables: Fan-out lessons learned; Provide optimum board
layout consultation and system level trouble-shooting work; Establishing test
procedures and training seminars.
Unique selling features of this position, team, or project: Opportunity to
be THE system ESD expert at TI. Also an excellent opportunity to work with all
of TI?s SC businesses with great exposure to multiple areas of semiconductor
technologies.
---------------------------------
Moody friends. Drama queens. Your life? Nope! - their life, your story.
Play Sims Stories at Yahoo! Games.
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List technical documents are available at:
http://www.si-list.net
List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
- References:
- [SI-LIST] Re: Gen2 PCIe packaging interconnect questions
- From: steve weir
Other related posts:
- » [SI-LIST] System Level ESD Engineer Position at Texas Instruments
- [SI-LIST] Re: Gen2 PCIe packaging interconnect questions
- From: steve weir