[SI-LIST] DDR-2 DQS

  • From: "Steven M. Waldstein" <swldstn@xxxxxxxxxxxx>
  • To: <si-list@xxxxxxxxxxxxx>
  • Date: Mon, 13 Oct 2003 19:35:13 -0400

Now that I see that DDR-2 questions are being asked
I've got mine to ask.

On the current DDR-2 specifications they show 
"differential" DQS as an improvement to improve timing
accuracy. Can anyone tell me if these are really 
"differential driver and/or receivers" on the memories or
are these really complimentary strobes?

My reason for asking is that the I often see them referred
to as differential but the terminations appear to more
representative of a complimentary implementations.

Also, most of the IP available from vendors to implement
the controller are complementary implementations. I want to
make sure these are the proper implementation.

Any personal experience would be helpful. Thanks in advance.

Steve Waldstein
swldstn@xxxxxxxxxxxx



------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:     
                //www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  

Other related posts: