[SI-LIST] abt.Tco and Bufferdelay

  • From: "zanglinyuan" <zanglinyuan@xxxxxxxxxx>
  • To: <si-list@xxxxxxxxxxxxx>
  • Date: Thu, 18 Jul 2002 16:15:36 +0800

Hi. Everybody!
Now I'm intrested in the Timing calculation,but confused by the following:

1.What's the relationship between the Tco and Buffer delay?

2.Does the IBIS model V/I,V/T curve include the Buffer delay?

3.Does IBIS model extracted have nothing to do with the logic core? 



------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:     
                //www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  

Other related posts: