[SI-LIST] Re: PCI/PCIX minimum lenghts?
- From: "Andrew Ingraham" <a.ingraham@xxxxxxxx>
- To: <si-list@xxxxxxxxxxxxx>
- Date: Sun, 13 Nov 2005 17:09:20 -0500
In response to Anders' original question, I suspect that the minimum trace
length is there to have enough propagation delay on paper to avoid Hold-time
violations ... your suggestion #2, but affecting both directions (not just
host reads).
Adding series resistors ought to provide a little more minimum delay, and
reduce ringing as well. Unfortunately, a lot of resistors aren't easy to
add!
One gets ringing even with extremely short traces, due to package effects
too. You don't need a transmission line to have ringing.
Regards,
Andy
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List FAQ wiki page is located at:
http://si-list.org/wiki/wiki.pl?Si-List_FAQ
List technical documents are available at:
http://www.si-list.org
List archives are viewable at:
//www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts:
