I think you should ask this on the PCI SIG's web site, there is a forum for
members to ask questions.
But anyway, when the link is first established the equalization negotiation
happens. It does not happen again unless there is an error. A typical error
is sync loss, where the receiver does not see a legal two-bit header for a 128
bit packet. Legal is either 01 or 10. This makes the link go through
Recovery state again, where it redoes negotiation. It may end up at a
different preset on each end. Or it may not end up at any preset: the taps can
be adjusted. And, if it can't find any suitable equalization, it may end up
at a lower speed.
Yes, it is required to do this when the link comes up. Let me tell you some
reasons why that is a good thing.
1) If your board is some version of FR4, with bundles of glass fibers embedded
in resin layers, then the impedance and distortion of signals will vary
depending on whether it has a significant run over a glass bundle, or not. Or
whether it slowly crosses glass bundles at a slight angle - essentially passing
impedance changes. These effects will vary from board to board, so best eq
will be different.
2) Some PC board materials are sensitive to humidity; they absorb water
molecules and that changes the board's characteristics. Best eq may be
different in dry and moist environments. If a board is saturated, and the PC
(or whatever) gets warm as it runs, the board may dry out over a day of use.
If the change is significant and causes one of a class of errors, then it's
good that best EQ will be re-found.
3) You probably know that the width you specify for a trace is not guaranteed
to be perfect. It may vary within tolerance. The thickness of the layers may
vary. If you test for trace impedance I'm sure there is an acceptable
tolerance, perhaps +/- 15% of nominal. So, that pretty much is a guarantee
that trace impedance will vary from board to board, at least across
manufacturing batches. That could cause best eq to be different.
I hope these are not news to you. You can check each one of these, you will
find they are true. So I really do think that having to negotiate best
equalization on every boot, and on certain types of communication error, is
actually very good thing.
--- Joe S.
-----Original Message-----
From: si-list-bounce@xxxxxxxxxxxxx <si-list-bounce@xxxxxxxxxxxxx> On Behalf Of
Praveen Kumar
Sent: Monday, January 28, 2019 7:10 PM
To: si-list@xxxxxxxxxxxxx
Subject: [SI-LIST] PCIe Gen3/Gen4 Presets optimization
Hi All,
Since PCIe Gen3/Gen4 does dynamic equalization what is the point of figuring
out optimum preset values ? (some For plug and play (involving System
Board/Addin_Card types of PCIe Devices) definitely it doesn't make sense
because users might introduce additional cables between RC & EP so different
scenarios need different presets but if the Root Complex and End points are on
same PCB is it required to figure out optimum preset values and override (using
SW) the preset values determined during dynamic equalization?
Note: I'm not saying Transmitter/Receiver Equalization Validation is not needed.
Praveen
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List forum is accessible at:
http://tech.groups.yahoo.com/group/si-list
List archives are viewable at:
//www.freelists.org/archives/si-list
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List forum is accessible at:
http://tech.groups.yahoo.com/group/si-list
List archives are viewable at:
//www.freelists.org/archives/si-list
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
