[SI-LIST] series switches in DDR2 designs
- From: "Sivaram Chillarige" <sivaram@xxxxxxxxxxx>
- To: <si-list@xxxxxxxxxxxxx>
- Date: Thu, 28 May 2009 22:25:59 +0530
Hi All,
I was wondering why are the ibis series switch devices used in the DDR2
designs. Thats the first question.
I am aware of the ibis models with the series switches and their usage
in the SI simulations.
From a logic and design point of view, why are they needed?
I have come across a complex switch model from TI, ts3l500ae, link
provided below.
http://focus.ti.com/docs/prod/folders/print/ts3l500ae.html
It has two series switches for a single net and it has two functions.
Can someone please educate me on these usage and implementations in the
designs?
Thanks,
Sivaram
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List technical documents are available at:
http://www.si-list.net
List archives are viewable at:
//www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts:
- » [SI-LIST] series switches in DDR2 designs - Sivaram Chillarige
