[SI-LIST] SI Position Open
- From: esther williams <estherw2000@xxxxxxxxx>
- To: si-list@xxxxxxxxxxxxx
- Date: Fri, 15 Jun 2001 15:04:31 -0700 (PDT)
Hello - The following is a SI position at an Optical Data Networking start up.
Please contact: Esther at ewilliams@xxxxxxxxxxxx for more information.
Title: Senior Signal Integrity Engineer
Location: Mountain View, CA
Job Description:
- Specify, simulate, design and analyze high speed interfaces for data
networking systems.
- Verification of actual hardware and confirm the simulations results to
guarantee integrity of all the high speed interfaces.
- Generate guide lines for board designers and layout designers for the high
speed routing.
- Setup process to sign off layouts for PCB fabs.
Position Requirements:
- Experience with high speed IOs like LVDS, HSTL, SSTL, LVTTL, CML, PECL.
- Familiar with high speed bus interfaces.
- Knowledgeable with ASIC design flow and IO selection process.
- Extensive use of SPICE and IBIS to simulate signal integrity for the high
speed board.
- Experience with QUAD like tools to sign off PCB layout designs.
- Multi-gigabit board design and EMI/EMC containment techniques.
- Defined impedance controlled PCB stack-ups and familiar with fabrication
process and backplane designs.
- MSEE or PhD.
- 8 + year?s experience in signal integrity.
---------------------------------
Do You Yahoo!?
Yahoo! Buzz Index - Spot the hottest trends in music, movies,and more.
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List archives are viewable at: //www.freelists.org/archives/si-list
Old list archives are viewable at: http://www.qsl.net/wb6tpu
Other related posts:
