Signal Integrity Engineer - Digital or Mixed Signal Sunnyvale CA KEYS: High-speed, systems level SI, SerDes, Timing, Power Integrity, PCB Technology System level signal integrity and timing analysis on boards, packages, ASICs and FPGAs. - Design timing (setup/hold board timing analysis and clock design). - Simulate and measure board level reflection, xtalk, ground bounce, power/ground noise. - Perform simulations for on-chip SI including core noise modeling, on chip crosstalk, I/O selection, chip pinout assignment, package selection and pinout assignment. - PWB cross-section design/tradeoff, serdes channel analysis. - Use lab equipment such as oscilloscopes, Time Domain Reflectometers, Vector Network Analyzers, Spectrum Analyzers. - Good lab debug skills. - Proficient with HSPICE, Allegro, SiSoft, Speed2K, PowerSI, Ansoft HFSS. - Good oral and written communication skills. - Team player, willing to take on a variety of projects, good listening skills, self motivator. - 5 + years experience in SI with PhD preferred! Debra Smith debsmith@xxxxxxxxxxx www.Juniper.com 408.936.4255 ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List technical documents are available at: http://www.si-list.net List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu