Hi Tina, Is this 1.8V DDR-II? Do you have a VTT (termination voltage)? If there is a VTT, the DQ line will sit at the VTT voltage whenever it is idle. My guess is that is what you are seeing, but 0.5V doesn't make sense for DDR-II. Regards KC -----Original Message----- From: si-list-bounce@xxxxxxxxxxxxx [mailto:si-list-bounce@xxxxxxxxxxxxx] On Behalf Of TinaWu Sent: Tuesday, August 18, 2009 7:38 PM To: si-list@xxxxxxxxxxxxx Cc: 吳亭瑩 Subject: [SI-LIST] DDRII write problem!! Dear Sir, I simulated the DDR write and the waveform is bad. Here, I found the input(DQ) of DDR chip. There are 3 states - logic 0 (0V)¡Blogic 1 (1V) and the other state 0.5V. Is the phenomena right?? Thanks in advance!! BRs, Tina ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List technical documents are available at: http://www.si-list.net List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List technical documents are available at: http://www.si-list.net List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu