[SI-LIST] Re: transister width Optimization

It is not related to signal integrity ( up my knowledge). if we are designin
any digital circuit we wiil design for some target delay. This delay can be
achived different combinations transister width which will have power.  we
have to design  design which will consume less power . Like this for
different delays we have to mesure power. For some delay Product of  POWER
AND DELAY will be the minmum this is call min POWER DELAY PRODUCT . I am
traying  to do this
On 10/06/2008, navaram kumar <knavaram@xxxxxxxxx> wrote:
>
> Hi all,
>
> I am Cadence ADE for transister Width Optimization. In that it is giving
> different result depending on the intial values and the Variable range. My
> Doubt is how to give good intial values that will lead optimum width.
> I am flip flop design, I have to  compare the two designs, and tell  which
> one is better. In the papers all Optimized their designs for Min Power Delay
> Product an compared.  I have to do the same  but  I am  facing  problem.
> Could any body suggest any book or any paper.
> Thanks Regards
> K.Navaram Kumar
>


------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field


List technical documents are available at:
                http://www.si-list.net

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu

Other related posts: