> When I translate spice model to ibis model, how can I determine the edge > rate of stimulus from core, i.e in V-T curves. You can use SPICE and simulate your buffer including a stage or two further back from the point where you make your IBIS I/O buffer boundary, and then observe the waveform at the boundary. This is no different than any other SPICE problem, is it? The fact that you are making IBIS models is irrelevant. > Does 1ps is really the proper value, and truly the high-speed internal > edge > rate? Of course not. The "proper" edge rate is whatever it really is, whether it is 1ps or 1ns. 1ps is kind of fast; I'd expect it to be an order of magnitude or so slower; but it depends on technology and circuit design in the chip. But the real question is, does it matter? Perhaps not. If your SPICE model includes enough buffering, the stimulus edge rate doesn't have very much effect on how the buffer switches, assuming you don't make it TOO slow. If so, 1ps is as good a value as any. Also keep in mind that circuit simulators sometimes don't like abrupt changes, which can sometimes cause the simulation to abort. > Is it necessary that I assign different edge rate in different PVT > condition? Try different edge rates and see what effect it has. That should answer your question. Regards, Andy ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List FAQ wiki page is located at: http://si-list.org/wiki/wiki.pl?Si-List_FAQ List technical documents are available at: http://www.si-list.org List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu