Hi guys: A couple of questions about the use of package models. 1) Do any of you use device package models when designing high-speed boards? 2) If so, what model is preferred, spice/RLC, S-parameter, other? 3) If the package is controlled impedance and the device has on-chip termination, would you still have a use for the package model? Thanks in advance. Regards, Allan ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu