Hi Scooby, Selection of Decap should be choosed based on , Supply Voltage,Max current sink from supply,Transient current,VripplePk-Pk,Frequency target and also VRM properties. Please refer attached PDN design tool,also available for free in Altera website With Regards Ranga +91-9632330203 On Mon, Mar 15, 2010 at 8:24 PM, Scooby Doo <si.scooby@xxxxxxxxx> wrote: > Hi SI Experts, > > > I have a question reg PDN. > > Suppose an FPGA has 100 I/O pins with 10 VCCO/Gnd pairs. So an average > of 10 I/O pins for 1 VCCO/Gnd pair. Assume each I/O pin driving 10pf load. > > My qn is, to make the clean PDN, is it enough to provide 100pf of capacitor > to each Vcc/Gnd pair? > > I am not convinced with blindly provinding 0.1uF cap to Vcco pins. > > kindly clarify. > > Thanks in advance for your valuable feedback. > > Rajesh > > > ------------------------------------------------------------------ > To unsubscribe from si-list: > si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field > > or to administer your membership from a web page, go to: > //www.freelists.org/webpage/si-list > > For help: > si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field > > > List technical documents are available at: > http://www.si-list.net > > List archives are viewable at: > //www.freelists.org/archives/si-list > > Old (prior to June 6, 2001) list archives are viewable at: > http://www.qsl.net/wb6tpu > > > ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List technical documents are available at: http://www.si-list.net List archives are viewable at: //www.freelists.org/archives/si-list Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu