[SI-LIST] Differential delay line sim models
- From: "Bastola, Subas" <subas.bastola@xxxxxxxxx>
- To: Signal Integrity Mail Group <si-list@xxxxxxxxxxxxx>
- Date: Mon, 27 Aug 2001 15:05:15 -0700
I am using Thin-Film's differential delay lines for HSTL clock length
matching. I am wondering if any one knows how to make a good model of the
delay lines for use in HSPICE or dml (SpecctraQuest).
regards,
Subas Bastola
Intel Corporation
Santa Clara
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List archives are viewable at:
//www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts:
- » [SI-LIST] Differential delay line sim models
