Hi, Gary, Thanks for the added info on *-AMS. Very helpful! - Lynne -----Original Message----- From: Pratt, Gary [mailto:gary_pratt@xxxxxxxxxxx] Sent: Sunday, March 20, 2005 5:50 PM To: lgreen22@xxxxxxxxxxxxxx Cc: si-list@xxxxxxxxxxxxx Subject: RE: [SI-LIST] Re: now Behavioral Modeling Hi Lynn, Thanks for the terminology clarification. I've always had an intuitive sense for the terms, but its good to see a clear academic definition. One minor bit of additional information ... Lgreen wrote: Most "AMS" languages restrict a model to contain either equations or blocks (including components), but not both. While Verilog-AMS has some restrictions in this area, they are not difficult to work around. VHDL-AMS has no such restrictions and allows analog equations, digital statements, and block instances to be mixed in any arbitrary fashion. Furthermore, the language places no restrictions on the source of the instantiated blocks. In the case of the tool with which I am most familiar, blocks can originate from VHDL-AMS, Verilog-AMS, SPICE, C, Verilog, or VHDL (but sorry, no COBOL). Regards, Gary ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List FAQ wiki page is located at: http://si-list.org/wiki/wiki.pl?Si-List_FAQ List technical documents are available at: http://www.si-list.org List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu