[SI-LIST] how to evaluate the lead inductance of chip packages
- From: david <zhao.dave@xxxxxxxxx>
- To: si-list@xxxxxxxxxxxxx
- Date: Wed, 21 Dec 2005 09:44:11 +0800
Dear sir,
Whenever we analyzed the inductance of a circuit, we have to consider
the loop. Whatever mutual inductance or self-inductance were mentioned, we
all need to calculate the area of the loop that was constructed by the
forward signal line and the back power plane. That was easy to be
comprehended, in terms of the concept of induction, we had to
understand that the change of flux led to the loop current. And in this
situation, the inductance distributed in the loop nearly uniformly. But
most time, we extracted the lead inductance out of the integrated value of
the loop, and considered it separately. It seemed that the lead had a
inherent inductance which wasn't related to the area of the loop. But I
couldn't comprehended how a straight wire, other than loop, could possess
the inductance. No area No flux.
Thanks a lot.
--
BEST WISHES
Joey.zhao
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List FAQ wiki page is located at:
http://si-list.org/wiki/wiki.pl?Si-List_FAQ
List technical documents are available at:
http://www.si-list.org
List archives are viewable at:
//www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts:
