Hi Gurus, I'm working an interface board that is taking single ended RGB signals and converting it to LVDS at 30 KHz. The stackup is: t: diff / SE sigs 1: gnd 2: split 3.3, the LVDS part has filtered power b: SE sigs Skin depth indicates that the planes (1 oz) are not thick enough to provide z-axis isolation between the sides. My question is: due to the low clock speed, will the impedance be affected by the split in the power plane? Your insights will be appreciated. Thank you in advance Buck... ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List FAQ wiki page is located at: http://si-list.org/wiki/wiki.pl?Si-List_FAQ List technical documents are available at: http://www.si-list.org List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu