Dear SI gurus, Does any one has experience on generating a clock tree running at GHz range (routing couple of mm)? Differential clock tree has better noise rejection performance, but it is very power hungry, besides, its driving capability and duty cycle can not compare with its CMOS counterpart. While CMOS clock tree is noisy. What kind of clock tree should I use? Can any one, from the Signal Integrity point of view, give some ideas or share some experience on how to design and layout a low jitter, duty cycle balanced (50/50) GHz clock tree? Thanks in advance, Lynda ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu