[SI-LIST] Signal Integrity Manager needed, Santa Clara, CA - [NVIDIA]

  • From: Joshua Hasten <JHasten@xxxxxxxxxx>
  • To: si-list@xxxxxxxxxxxxx
  • Date: Thu, 27 Jun 2002 15:29:01 -0700

Hi All,
Funny, this looks like our position, but perhaps it's for another Santa
Clara Company ;-). Anyway, we're looking for a Signal Integrity Manager. You
can find the job description on both our website and various job boards. We
also have multiple individual contributor positions (which you can find
posted at the same places). If interested, please send your resume to
hr@xxxxxxxxxx or myself, or just refer it through a friend you might know
here.

Signal Integrity Manager

Job Description:
Contribute, manage and direct a group you'll form performing signal
integrity analysis using industry standard simulation and field-solving
software. Perform worst case simulations of boards and systems, including
reflections, impedance, delay, crosstalk, ground-bounce, terminations.
Develop and procure simulation models and perform model verification to
ensure accuracy. Document test plans and analysis results. Develop
correlation studies and perform lab measurements to validate results.
Interface with ASIC designers and Systems engineers.

Skills Required:
- Requires MSEE/CS combined with 5 - 7 years of related experience, or
BSEE/CS combined with 7 - 10+ years of hands on experience performing Signal
Integrity analysis for ASICs, PCBs, and systems from design phase to
production. Must be well versed in interconnect technology, packaging and
measurement techniques 

- At least 2 years of management experience in a signal integrity or systems
group (must be hands on!). Need to be experienced at building a team from
scratch. 

- In-depth knowledge of high-speed design, transmission line theory,
field-solving methods, noise analysis and EMC techniques plus extensive
knowledge and experience with HSPICE is required. 

- Extensive experience with signal integrity analysis tool such as:
Spectraquest, Ansoft, Apsim, etc. Knowledge of modeling methods and
requirements for Timing and Signal Integrity analysis of PCB and
System-level components and chip-level technology. Must have the ability to
ensure accurate and complete models. 

- Candidate should understand the impact that design, layout and
technologies have on signal quality and be able to recommend feasible
solutions. Lab experience with data analysis, ability to verify simulations
and predictions is essential. 

- Should be able to help define and implement strategies and processes for
analyzing signal integrity at different stages of the design process. 
Experience correlating simulation results with lab measurements using
oscilloscopes, TDRs, VNAs, and spectrum analyzers is a plus. Experience
integrating commercial software and developing scripts/programs (Perl,
cshell, C) to facilitate the Signal Integrity Analysis flow a plus.

Interested in talking with us? Please send your resume to hr@xxxxxxxxxx or
myself

Joshua Hasten
O: 408-486-8226
jhasten@xxxxxxxxxx


-----Original Message-----
From: Mark Apton [mailto:mapton@xxxxxxxxxxx] 
Sent: Thursday, June 27, 2002 2:53 PM
To: si-list@xxxxxxxxxxxxx
Subject: [SI-LIST] Signal Integrity Manager needed, Santa Clara, CA;


My client is currently looking for a Signal Integrity Manager for their
Santa Clara, CA location.
 
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:     
                //www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  

Other related posts:

  • » [SI-LIST] Signal Integrity Manager needed, Santa Clara, CA - [NVIDIA]