Membership not required, All welcome, Bring a collegue The Santa Clara Valley EMC Society is please to present: . Tuesday, May 13th, 2003 "Considerations for Advanced EMC Design Flow" By: Sudip Das see www.scvemc.org for details and map Details: - In an ideal world, every hardware project should have a engineer responsible for functional design, regulatory compliance, signal integrity (SI), CAD, and manufacturing. Each of them would get ample time to thoroughly check and simulate their portions of the design. But in the real world, we are often faced with a lack of both time and resources. What can be done to make our design process effective, even in very fast-paced projects, so that none of the design objectives are overlooked? Another challenge would be: how to introduce this new process without breaking down the existing legacy process? And, of course, how and where does EMC fit in this overall process flow? One approach would be to embed the design requirements in the CAD tools, and by efficiently designing the schematics and PCB layout to preserve the compliance and SI knowledge-base from one project to another. THE SOCIAL GATHERING WILL BEGIN AT 5:30pm AND THE MEETING WILL BEGIN AT 7:00pm Hans Mellberg Engineering Manager ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu