Position: MTS Circuit Design Engineer=20 Location: Longmont, Colorado Responsibilities: - Insure electrical and timing performance of DDR2 interface operating at 533MT/s - Create a pre-silicon model of DDR2 interface including: - Clocking from clock tree on die - Pad enable and control signals (including ODT) - Power distribution on die, package and PCB - Bypass capacitance on die, package and PCB - Spice model of I/O design - Spice model of package for signals and power - Spice model of board topology - Model of DIMM including actual I/O cell model of DDR2 device. - SSO/SSN effects - Consult with I/O design engineers, board engineers, and silicon logic design engineers to provide optimal margining of DDR2 533MT/s=20 - Develop timing analysis of DDR2 bus - Provide PCB routing constraints - Create plan to validate DDR2 electrical operation=20 - Perform measurements to verify functionality of DDR2 interface on PCB - Model existing DDR I/O design behavior and correlate observed lab results Qualifications: A technology related Bachelor's degree or equivalent combination of training and experience plus 7 years of related experience. A Master's degree plus 5 years of related experience or a doctorate degree is preferred.=20 Send resumes to Steve Kommrusch (stevek@xxxxxxxxxx) ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List FAQ wiki page is located at: http://si-list.org/wiki/wiki.pl?Si-List_FAQ List technical documents are available at: http://www.si-list.org List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu