[SI-LIST] High Speed Digital Design and EMI/EMC Issues
- From: Americomrh@xxxxxxx
- To: si-list@xxxxxxxxxxxxx
- Date: Sun, 3 Oct 2010 21:48:12 EDT
Want to learn more about High-Speed and EMI/EMC issues in-depth? I will
be teaching these two classes and am sponsored by Cadence on November 15-17
(High-Speed Digital Design and PCB Layout), and November 18-19 (Key Issues
of EMI/EMC: How to Build a Compliant System) at their facility in San Jose.
The classes are practical and application-oriented to enhance your career
and help your companyâ??s performance. For further details check the
following link: _http://www.cadence.com/cadence/events/pages/default.aspx_
(http://www.cadence.com/cadence/events/pages/default.aspx)
You can direct any questions re the class also to me at
_americomrh@xxxxxxxx (mailto:americomrh@xxxxxxx) as well.
Robert Hanson, MSEE
EE Training and Consulting
Americom Seminars, Inc.
_www.americomseminars.com_ (http://www.americomseminars.com/)
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List technical documents are available at:
http://www.si-list.net
List archives are viewable at:
//www.freelists.org/archives/si-list
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts:
- » [SI-LIST] High Speed Digital Design and EMI/EMC Issues - Americomrh
