.
If anyone is interested in this topic feel free to register for this webinar
tomorrow, Oct. 20, 12 noon (Pacific Time):
Power Integrity Effects on FPGA Functionality and Performance:
Fundamentals of power integrity in FPGA systems
Mechanisms of system failures
Testing the FPGA power supply through transient step response
Testing the FPGA power supply through frequency response
Evaluating the efficiency of decoupling capacitors
Power integrity effects on signal integrity
example analysis on a DDR3 FPGA memory interface
Here is the link to the webinar registration page:
https://www.element14.com/community/events/5869/l/summer-of-fpga-power-integrity-effects-on-fpga-functionality-and-performance
Regards,
Cosmin
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List forum is accessible at:
http://tech.groups.yahoo.com/group/si-list
List archives are viewable at:
//www.freelists.org/archives/si-list
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
