[SI-LIST] Re: FWD: Signal Integrity Position

  • From: Chris Cheng <chris.cheng@xxxxxxxxxxxx>
  • To: "'hassan@xxxxxxxx'" <hassan@xxxxxxxx>, si-list@xxxxxxxxxxxxx
  • Date: Fri, 24 May 2002 15:16:29 -0700

Someone has been sniffing email addresses from this
alias and sending head hunting emails.


-----Original Message-----
From: Hassan O. Ali [mailto:hassan@xxxxxxxx]
Sent: Friday, May 24, 2002 2:16 PM
To: si-list@xxxxxxxxxxxxx
Subject: [SI-LIST] FWD: Signal Integrity Position



If interested and smart enough to tell a crook from a responsible
re-cruiter, contact 
Bob directly. 

Disclaimer: I don't know Bob, nor his company.

Regards.

Hassan.

On May 24, Tom Mc Dermitt <prc@xxxxxxxxxxxx> wrote:

> Hello Hassan;
> 
> I am a recruiter. We havent met before but you were referred to me by one
of
> your associates who said that you could help me with a job search that I
am
> working on. 
> 
> I am working a number of Hardware Design Engineering openings throughout
the
> US and Canada but am particularly interested in filling an opening for a
Signal
> Integrity Engineer. While you yourself may not be interested, perhaps you
may
> know of someone who may be interested. Here is the job description.
> 
> --------------------------------------
> Job Description
> 
> Location:  Thousand Oaks CA
> Pay Range: $90 - $120K
> 
> Responsibilities: Work in the IC Cores engineering group, responsible for
the design 
of very high pin count boards with multiple hispeed ASICs Work with Board
Design 
Engineers to power on, bring up, debug, and validate the new product
reference design, 
taking responsibility for the design robustness over temperature, voltage,
and 
frequency. Requirements: Core competency in the field of signal integrity
and high speed 
digital design where transmission line environments are common. Must be
proficient with 
signal integrity simulation tools. HFSS or Spectraquest, HSPICE, and Model
validation 
software such as IConnect is preferred. A good knowledge of transmission
line analysis, 
Full-wave 3D analysis techniques such as FDTD and Method of moments is
beneficial. 
Experience correlating simulation results with lab measurements using
oscilloscopes, 
TDRs, VNAs, and spectrum analyzers is a plus. Previous design experience in
a field 
which may include networking or computer systems is necessary. Education:
BSEE, BSCE an
> 
> ------------------------------------
> Let me know if you or someone you know would be interested in getting more
details on 
this
> or many other opportunities that I am working.
> 
> Thanks for your time!
> 
> Bob Martin
> Preferred Recruiters
> prcfl@xxxxxxxxxxx
> 
> 
> 


------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:     
                //www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:     
                //www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  

Other related posts: