[SI-LIST] state machine
- From: Alicia Corrales Chanca <alicor@xxxxxxxxxxxxxxx>
- To: si-list@xxxxxxxxxxxxx
- Date: Wed, 03 Dec 2003 14:43:51 +0100
Hi all
I am working with the program StateCAD of Xilinx, I am trying to
develope a state machine to implement it in a FPGA, I want to use the
internal clock of the FPGA which isasigment to pin 77, I declare a
variable call RELOJ in the state diagram to pin77, but when I compile an
error occur with this pin.
How can I use the clock of the FPGA in the state machine?
Thanyou all.
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List technical documents are available at:
http://www.si-list.org
List archives are viewable at:
//www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts:
