[SI-LIST] REPOST: SI Question 2 of 3: Differential clock lines over split in ground plane

  • From: "John-Paul Coetzee" <jpcoetzee@xxxxxxxx>
  • To: <si-list@xxxxxxxxxxxxx>
  • Date: Mon, 31 Oct 2005 09:33:16 -0000

Reposted to try and make the diagram clearer!=20

Same system as described in Question 1.

There are also two differential LVPECL clock traces providing a 75MHz =
clock to an ADC in the Analog section. This pair crosses the slot about =
halfway along its length. The ADC sits on the junction of the Digital =
and Analog ground planes.=20

What are the risks of the differential traces crossing the slot?  =
Particularly with respect to degradation of noise margin in the analog =
zone.


|                         #########   D I G I T A L   G R O U N D
|                         #########
|                         #########
|                +-------+#########       +----------------------
|                |       |#########       |             =20
|                |       |#########       |         S L O T      =20
|                |       |###   ###       |             =20
|                |   S   |### W ###       +----------------------
|                |       |###   ###      =20
|                |   L   |### A ###      =20
|                |       |###   ###
|                |   O   |### L ###
|                |       |###   ###
|                |   T   |### L ###     A N A L O G   G R O U N D
|                |       |###   ###
|                |       |#########
|                |       |#########
|     --------------------#########--------------------- Diff+
|                |       |#########
|     --------------------#########--------------------- Diff-
|                |       |#########
|                |       |#########
|                |       |#########
|                |       |#########
|                |       |#########
|                |       |#########
|                +-------+#########
|                         #########
|                         #########
|                         #########
+----------------------------------------------------------------

--
JP Coetzee  (was JP Nicholls) /  jpcoetzee@xxxxxxxx

Digital Design Engineer

Powerwave UK Ltd
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List FAQ wiki page is located at:
                http://si-list.org/wiki/wiki.pl?Si-List_FAQ

List technical documents are available at:
                http://www.si-list.org

List archives are viewable at:     
                //www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  

Other related posts: