Hi, I am trying to determine an optimum decoupling strategy. I have found lots of manufacturers data conerning capacitor models, from Murata and others. But I keep thinking that these models can't possibly take into consideration the layout footprint, because of process, material and other variations, like the layer height above copper. So, when attempting to model a capacitor in spice or other, what is a good strategy in trying to take into consideration the footprint itself? Yes, I do realize that in some cases, a 3D model can be created, but that can be very time consuming and I am really only talking about a first order spice approximation. Thank you to all who respond. Tom ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List technical documents are available at: http://www.si-list.net List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu