[SI-LIST] Hot Jobs @ Intel

From: "e077636" <paul.j.tomei@xxxxxxxxx>
To: si-list@xxxxxxxxxxxxx
Date: Mon, 21 Aug 2006 16:23:32 -0000
Thank you for your consideration.

HiSpeed Analog Designer
Your new position will lead implementation 
engineers/architects/system designers, as well as design 
implementers, for PCI-E, memory, and video driver interfaces.  Block 
architecture definitions, physical design, meet architecture and 
system requirements.  Implement MATLAB models of interface link, 
(signaling for worst case ISI, channel ISI, jitter budgets, BER, 
bathtub curves, etc.).  Transform the system design into an 
implementation architecture writing Micro-Architecture 
Specifications (MAS) (initial block level architectures, detailed 
electrical specs).  Experience:  Classical analog circuit design 
with a focus on high speed serial interfaces; High speed serial link 
interfaces, transmission line effects of terminations/packages/board 
traces; Op-amp based circuit design; Feedback systems; Block and 
system level integration issues/resolutions; Create link 
budgets/jitter budgets & analyzing PLL loop response for 
stability/performance is extra cool.
Ping us at   randy207@xxxxxxxxx
Please let me know you saw this on:  Si-List

Graphics System Architect @ Intel Hillsboro, OR or Santa Clara, CA
You will develop high performance CPU  and graphics platforms; 
Experience defining micro-architecture specifications given a high 
level architecture specification; Knowledge of software-hardware 
tuning and optimization, Performance modeling of complex CPU and 
graphics architectures; Strong knowledge of current graphics 
architectures and implementations.
Ping us at   randy207@xxxxxxxxx
Please let me know you saw this on:   Si-List

Graphics Validation Eng. @ Intel Hillsboro, OR or Santa Clara, CA
You will validate the HW functionality of all aspects of newly 
designed graphics technology.  Test the HW in a real PC system 
environment using a combination of custom designed test SW, test HW 
and standard API graphics drivers;  Technical direction to other 
graphics system validation engineers,  Design Engineering, 
Architecture, SW Engineering and SW Validation.  Test, tool 
development and debug of the graphics hardware in both emulation 
(pre-silicon) and a post-silicon environment.  Knowledge of graphics 
HW (2D, 3D, Media (MPEG, Very Large Database (VLD), VC1, AVC), 
Display);  HW/SW interfacing models and/or driver development and 
leading driver Application Program Interface (APIs) (GDI, DirectX*, 
OpenGL*, and others);  Ability to debug (Windebug, Kernel Debugger, 
ITP, Visual Studio* or .NET). Development in Windows* (Vista*, 
XP*, .NET) and/or Linux*; 
Ping us at   randy207@xxxxxxxxx
Please let me know you saw this on:   Si-List

Thx=85
Intel Graphics Team





------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List FAQ wiki page is located at:
                http://si-list.org/wiki/wiki.pl?Si-List_FAQ

List technical documents are available at:
                http://www.si-list.org

List archives are viewable at:     
                //www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
[SI-LIST] Hot Jobs @ Intel

Other related posts:
