[SI-LIST] Fw: Re: source synchronous constraint

  • From: zanglinyuan <zanglinyuan@xxxxxxxxxx>
  • To: si-list@xxxxxxxxxxxxx
  • Date: Tue, 27 Aug 2002 14:51:02 +0800

----- Original Message ----- 
From: zanglinyuan 
To: Scott McMorrow 
Sent: Tuesday, August 27, 2002 2:46 PM
Subject: Re: [SI-LIST] Re: source synchronous constraint


Hi.Scott

you'are right.
The system is RGMII interface,yes -- It is a same edge source synchronous 
system without additional strobe delay.
 
I think the problem is the setup/hold time from the  datasheet is  the min. 
time data around the strobe.  
For example,at the transmitter data around the strobe is min. +/-1ns ,and at 
the receiver the requirement is min.
+2.5ns/-0.5ns,and the period is 8ns(125Mhz),but I think the valid data time 
must be greater than the 2ns(derived form +/-1ns),maybe smaller than the period 
(8ns).
 
If above mentioned right, the question is the data is positive to strobe or 
negative to strobe?
 
See the following diagram and question:

                  _________________
                 /                 \  
strobe__________/|                  \__________________
           ______|__________
 data     /      |          \  
--------- \______|__________/----------
 
1)min.setup time + min. hold time=min.data valid time?
2) if above not equal,the data trends to offset which side(setup or hold) ?



thanks

           
  ----- Original Message ----- 
  From: Scott McMorrow 
  To: zanglinyuan@xxxxxxxxxx 
  Cc: si-list@xxxxxxxxxxxxx 
  Sent: Tuesday, August 27, 2002 1:53 PM
  Subject: Re: [SI-LIST] Re: source synchronous constraint


  Zanglinyuan,

  To add to my previous comments, standard DDR type source synchronous 
architecture resolve this problem by delaying the strobe edge by 1/4 of a two 
bit period (1/2 a strobe period) at either the driver or at the receiver.  If 
that is the case with your system, then there is most likely no problem.  Same 
edge source synchronous systems with no additional strobe delay can be 
problematic.

  regards,

  scott



-- 
Scott McMorrow
Teraspeed Consulting Group LLC
2926 SE Yamhill St.
Portland, OR 97214
(503) 239-5536
http://www.teraspeed.com


  zanglinyuan wrote:

Hi. Scott
It is a typical source synchronous system .

as follows:
____                  _____
|       |  strobe     |          |
|       |------------|          |
|TX  |                 |  RX  |
|       | data         |          |
|___ |----------- |_____|

TX----transceiver
RX----recevier 

The TX parameter is the transceiver ouput  data relative to strobe.
The  RX parameter is the receiver input requirement for data relative to strobe.
The strobe's active edge is rising edge.

The key problem is the tranceiver ouput parameter does't match the receiver's 
input requirement ,
how to deal with  PCB'S routing ?

(TX:setuptime=1ns,holdtime=1ns
RX:setuptime=2.5ns,holdtime=0.5ns )


thanks

 
----- Original Message ----- 
From: Scott McMorrow <scott@xxxxxxxxxxxxx>
To: <zanglinyuan@xxxxxxxxxx>
Sent: Tuesday, August 27, 2002 12:23 PM
Subject: Re: [SI-LIST] source synchronous constraint


  
Zanglingyuan,

It is not clear what your Tx parameters are.  Is this a double data rate 
source synchronous system where the setup and hold times are relative to 
the Tx strobe/clock?  If so, what edge of the strobe is the active edge. 
 Are the Rx setup and hold parameters relative to the same strobe/clock 
edge?

regards,

scott


-- 
Scott McMorrow
Teraspeed Consulting Group LLC
2926 SE Yamhill St.
Portland, OR 97214
(503) 239-5536
http://www.teraspeed.com


zanglinyuan wrote:

    
Hi:
I am designing some source synchronous system,and need to make PCB routing 
constraint.
However,the timing parameter for tranceiver and reciever does not match each 
other,
for example :
TX:setuptime=1ns,holdtime=1ns
RX:setuptime=2.5ns,holdtime=0.5ns 

even so,I don't think the system won't work if we just route the clk/data's PCB 
length within
some tolerance,because the datasheet does't give the valid data time which is 
very important for
the PCB constraint to be made.  

what's the right way  to deal with such case? that's how to make the PCB 
routing constraint for this case?

Thanks a lot in advance.



------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:     
//www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages 
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
 


 

      
    
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:     
                //www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  


  





------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:     
                //www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  

Other related posts: