[SI-LIST] Re: Exciting new Signal Integrity jobs at Avago Technologies
- From: Amolak Badesha <amolak.badesha@xxxxxxxxxxxxx>
- To: "si-list@xxxxxxxxxxxxx" <si-list@xxxxxxxxxxxxx>
- Date: Thu, 4 Aug 2011 10:12:46 -0700
These positions are based in San Jose, CA (sorry about the omission
earlier).
Regards,
Amolak
On Aug 3, 2011, at 3:42 PM, Amolak Badesha <amolak.badesha@xxxxxxxxxxxxx>
wrote:
The Avago Fiber-Optics Division is looking to hire exceptional Signal
Integrity engineers. We are hiring for both junior & senior level positions
(see job description below).
If you are interested, please send your resume to
amolak.badesha@xxxxxxxxxxxxx and cc. dan.gieber@xxxxxxxxxxxxx
Amolak Badesha
Sr. R&D Manager, FOPD
Avago Technologies
408-435-6024 (Office)
510-825-9555 (Cell)
Senior Signal Integrity Engineering Lead
What do the next generation Supercomputers, Data-centers and Routers all
have in common? They all face the bottleneck that is severely hampering
their ability to fulfill the demand for bandwidth- lack of suitable
interconnect. The Fiber-Optics Division at Avago is on a mission to break
through the ?interconnect? bottleneck with highly innovative solutions that
defy imagination, and enable the next revolution in computing. Welcome to
the world where your interconnect can fulfill all your bandwidth
requirements.
Join the Fiber-Optics Division at Avago, and be part of something historic.
Job Description
The Avago FOPD team is seeking an exceptional senior level signal integrity
engineer. The candidate should have solid understanding of SI fundamentals,
and be able to provide comprehensive support for chip I/O, packaging, and
system level optical and SerDes designs. The duties include: chip level
extraction, I/O, optics, SerDes and system interconnect modeling for highest
signal integrity and EMI performance.
Major Responsibilities:
- Develop highly accurate AMI models of SerDes + fiber-optic transceivers
(pcb, pkg, optical tx/rx, optical cable, equalization) and correlate with
measurements
- Develop electrical & optical design guidelines for next-generation 28
Gb/s systems
- Extensive link modeling to maximize margin and minimize cost
- Design high-performance, de-embed friendly test fixtures for R&D &
manufacturing
- Mentor junior team members and build a culture of excellence
- Help debug critical issues related to Signal Integrity & EMI
Qualifications & Desired Skills:
- Expert in modeling tools: Circuit (HSPICE, ADS), EM (HFSS, CST, EMPro),
and ESL (SystemVue, Matlab) tools
- Expert in measurements: VNA, Scopes, Spectrum Analyzers
- Knowledge of SerDes & Optics, and critical architecture challenges at
28 Gb/s
- Willingness to learn/try new ideas and come up with innovative
solutions
- Strong communication and presentation skills, ability to work
effectively with customers
- M.S. or Ph.D., with 7-15yrs experience in high-speed link modeling and
measurements
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List technical documents are available at:
http://www.si-list.net
List archives are viewable at:
//www.freelists.org/archives/si-list
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts:
