[PCB_FORUM] Re: Cline over Ant-pad or Void or anti-etch
- From: Kevin McCowan <kmccowan@xxxxxxxxxxxxxx>
- To: icu-pcb-forum@xxxxxxxxxxxxx
- Date: Fri, 06 May 2005 07:42:24 -0400
Why not set your rules to not allow the etch to go over an
open area (voids, pin and via clearance)? It shouldn't be
too hard to do. Just use rule areas under the bga and zcopy
voids and make them route obstructs.
I believe that should solve the problem.
Kevin McCowan
Sr. PCB Designer
TSI Telsys
Venkata Ramanan wrote:
Hi guys
This is the situation, my intention is to provide clean ground/plane
under certain high-speed signals, all OK but when I route them between
bga's and bend them near vias, there is always a possiblity that the
cline is routed over a void or anti-etch.
I can set the DRC from cline-via little higher which won't work under
BGA's,
Is there is a way to set a DRC and or a skill program which will flag me
the nets as errors which when routed over a void or cross the plane?
Regards,
Venkata
Regards
Venkata Ramanan
-----------------------------------------------------------
To subscribe/unsubscribe:
Send a message to icu-pcb-forum-request@xxxxxxxxxxxxx
with a subject of subscribe or unsubscribe
To view the archives of this list please login at
//www.freelists.org. Our list name is icu-pcb-forum
or go to //www.freelists.org/archives/icu-pcb-forum/
Problems or Questions:
Send an email to icu-pcb-forum-admins@xxxxxxxxxxxxx
Want to post a job listing ? DON'T DO IT HERE!
Better yet, join our jobs listing forum.
SUBSCRIBE: icu-jobs-forum-subscribe@xxxxxxxxxx
POST: icu-jobs-forum@xxxxxxxxxx
-----------------------------------------------------------
Other related posts:
