Senior signal integrity engineer Primary responsibilities include the following: * Generate PCB signal integrity routing rules and creat constrain files * Perform post route design rules checks * Develop electrical verification test (EVT) test plans and software * Perform EVT on first system arrival * Using 3D EM tools to generate PCB parasitics structures to understand design trade offs * Assist in SPICE analysis of ASIC DDR3 memory bus * Assist in ASIC package design and generate package interconnect and SSO models JOB REQUIREMENTS * BSEE required, MSEE preferred * Knowledge of tools such as SPICE or Verilog-A/AMS , Matlab or Perl scripts, CST MWS or HFSS 3D field solver * Knowledge of Allegro PCB tool * Knowledge lab testing equipments such as Oscilloscope, high speed probes * Knowledge of Sigrity PowerSI tool * Knowledge of Allegro Constrain manager * 3+ years in hands on signal integrity analysis and testing This email and any attachments thereto may contain private, confidential, and privileged material for the sole use of the intended recipient. Any review, copying, or distribution of this email (or any attachments) by others is strictly prohibited. If you are not the intended recipient, please contact the sender immediately and permanently delete the original and any copies of this email and any attachments thereto. ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List technical documents are available at: http://www.si-list.net List archives are viewable at: //www.freelists.org/archives/si-list Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu