[SI-LIST] Implementing high speed DDR3 memory interfaces webcast

Implementing high speed DDR3 memory interfaces webcast.
This is on-demand so you can view anytime.

http://www.accelacomm.com/jlp/silist/0/80233551/

With today's requirements for high-speed memory interfaces surpassing 1
Gbps, FPGA silicon and IP must be designed to provide robust signal
integrity and address the challenges of implementing DDR3 interfaces.
Simulation still plays an important role in validating signal levels and
timing margins.

This webcast will discuss the challenges of implementing DDR3, and
available solutions.

At this webcast, you'll learn:

    * The JEDEC requirements for DDR3
    * How to address read/write leveling in your system
    * How to reduce power consumption on your board and track PVT


Enjoy
Salman


Confidentiality Notice.  This message may contain information that is con=
fidential or otherwise protected from disclosure.
If you are not the intended recipient, you are hereby notified that any u=
se, disclosure, dissemination, distribution,=20
or copying of this message, or any attachments, is strictly prohibited.  =
If you have received this message in error,=20
please advise the sender by reply e-mail, and delete the message and any =
attachments.  Thank you.



------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field


List technical documents are available at:
                http://www.si-list.net

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu

Other related posts: