[SI-LIST] HW Job openning at Marvell
- From: "Wei Zhou" <wzhou@xxxxxxxxxxx>
- To: <si-list@xxxxxxxxxxxxx>
- Date: Mon, 12 May 2008 10:11:32 -0700
We are looking for a HW engineer at Marvell Santa Clara site. Below is
the job description. Please send me your resume if you are interested.
Regards,
Wei Zhou
HW Engineering Manager
Req# 08-4182 - Engineer, Senior Hardware
Join a talented hardware engineering team working on leading storage
networking platform. You will design platform for ASIC prototyping, work
with customer on reference design and support FAE on HW related issues.=20
Job requirements:
1. Hands on experience with board design from schematic entry to layout
board bringing up and debugging.
2. Comprehensive understanding of signal integrity issues evolved in
high speed serdes design and DDR interface
3. Familiar with FPGA design and debugging
4. Working experience with DC/DC converter, power circuits
5. Experience with SAS/SATA/PCIE/GigaE is strong plus
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List technical documents are available at:
http://www.si-list.net
List archives are viewable at:
//www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts:
- » [SI-LIST] HW Job openning at Marvell
